Total properties:
20
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1992
|
Application #:
|
07633477
|
Filing Dt:
|
12/21/1990
|
Title:
|
ADAPTIVE PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1993
|
Application #:
|
07657535
|
Filing Dt:
|
02/19/1991
|
Title:
|
LISTENER ECHO CANCELLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1993
|
Application #:
|
07758347
|
Filing Dt:
|
09/09/1991
|
Title:
|
MIXED ANALOG DIGITAL SECONDARY CHANNEL FSK MODEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1992
|
Application #:
|
07769338
|
Filing Dt:
|
10/01/1991
|
Title:
|
BALANCED MODULATOR FOR AUTO ZERO NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07873948
|
Filing Dt:
|
04/23/1992
|
Title:
|
PRECISION MOS RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1996
|
Application #:
|
08161740
|
Filing Dt:
|
12/03/1993
|
Title:
|
TELEPHONE LINE INTERFACE WITH AC AND DC TRANSCONDUCTANCE LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08161741
|
Filing Dt:
|
12/03/1993
|
Title:
|
SIGNAL MODULATION ACROSS CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08243563
|
Filing Dt:
|
05/16/1994
|
Title:
|
LOW FREQUENCY COMMON MODE REJECTION IN A CLOCK CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08416614
|
Filing Dt:
|
04/05/1995
|
Title:
|
OFFSET AND PHASE CORRECTION FOR DELTA-SIGMA MODULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08479613
|
Filing Dt:
|
06/07/1995
|
Title:
|
ADAPTIVE MANCHESTER DECODING WITH ADJUSTABLE DELAY AND POWER SAVING MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08591209
|
Filing Dt:
|
01/17/1996
|
Title:
|
TELEPHONE HYBRID CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09676040
|
Filing Dt:
|
09/28/2000
|
Title:
|
METHOD AND APPARATUS FOR SUPPORTING PHYSICAL LAYER LINK-SUSPEND OPERATION BETWEEN NETWORK NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10259234
|
Filing Dt:
|
09/27/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DRIVING LIGHT EMITTING POLYMER DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10263365
|
Filing Dt:
|
10/02/2002
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRANSPARENT IMPLEMENTATION OF LINK-SUSPEND CAPABILITIES IN NETWORK DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10263461
|
Filing Dt:
|
10/02/2002
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
Title:
|
Apparatus and method for freezing the states of a receiver during silent line state operation of a network device
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10263464
|
Filing Dt:
|
10/02/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
METHOD FOR INITIALIZING A LINK SUSPEND DEVICE FOR OPTIMUM RECEIVE RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10263465
|
Filing Dt:
|
10/02/2002
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR HANDLING LINK SUSPEND PULSE AND SILENT LINE STATE TRANSITIONS OF A NETWORK DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10637969
|
Filing Dt:
|
08/07/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHOD AND APPARATUS OF OBTAINING POWER COMPUTATION PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10857469
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR FULL DUPLEX SIGNALING ACROSS A TRANSFORMER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11084713
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR OBTAINING POWER COMPUTATION PARAMETERS
|
|