|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11265040
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD OF DESIGN BASED PROCESS CONTROL OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11265062
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
INTERDIGITADED CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11266133
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
MULTI-SURFACED PLATE-TO-PLATE CAPACITOR AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11266687
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DECODER USING A MEMORY FOR STORING STATE METRICS INPLEMENTING A DECODER TRELLIS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11269275
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
REDUCTION OF MACRO LEVEL STRESSES IN COPPER/LOW-K WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11271991
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR SPREADING TRACE SEGMENTS IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11273857
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
EMBEDDED TEST CIRCUITRY AND A METHOD FOR TESTING A SEMICONDUCTOR DEVICE FOR BREAKDOWN, WEAROUT OR FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11276938
|
Filing Dt:
|
03/17/2006
|
Title:
|
DEVICE FOR MINIMIZING DIFFERENTIAL PAIR LENGTH MISMATCH AND IMPEDANCE DISCONTINUITIES IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11277188
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
DEVICE FOR AVOIDING PARASITIC CAPACITANCE IN AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11280110
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAPPING DESIGN MEMORIES TO INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11280879
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR TILING MEMORIES IN INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11283044
|
Filing Dt:
|
11/18/2005
|
Title:
|
REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES BY DOPING ALUMINUM USED IN BOND PADS DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
11283219
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ALTERNATE PAD STRUCTURES/PASSIVATION INEGRATION SCHEMES TO REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11283340
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SCALING OF FUNCTIONAL ASSIGNMENTS IN PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11286546
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMABLE NANOTUBE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11286558
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
CONFIGURABLE POWER SEGMENTATION USING A NANOTUBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11287927
|
Filing Dt:
|
11/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PLATFORM ASIC RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11290087
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ELIMINATE IMC CRACKING IN POST WIREBONDED DIES: MACRO LEVEL STRESS REDUCTION BY MODIFYING DIELECTRIC/METAL FILM STACK IN BE LAYERS DURING CU/LOW-K PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11290186
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR GENERALIZING DESIGN ATTRIBUTES IN A DESIGN CAPTURE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11291937
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR PREVENTING AN UNINTENTIONAL ACTIVATION OF A MOBILE COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11295351
|
Filing Dt:
|
12/06/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
TIMING CONSTRAINTS METHODOLOGY FOR ENABLING CLOCK RECONVERGENCE PESSIMISM REMOVAL IN EXTRACTED TIMING MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11298030
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING BOND PAD WITH IMPROVED THERMAL AND MECHANICAL PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11298894
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING MEMORY MODELS AND TIMING DATABASE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11300789
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD OF USING AUTOMATED TEST EQUIPMENT TO SCREEN FOR LEAKAGE INDUCING DEFECTS AFTER CALIBRATION TO INTRINSIC LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11302690
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING FLEXIBLE LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11304862
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING INCREASED RESISTANCE TO ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11305542
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR IMPROVING AERIAL IMAGE SIMULATION SPEEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11311388
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
MEMORY TIMING MODEL WITH BACK-ANNOTATING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11311515
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
AUTOMATION OF TIE CELL INSERTION, OPTIMIZATION AND REPLACEMENT BY SCAN FLIP-FLOPS TO INCREASE FAULT COVERAGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11314649
|
Filing Dt:
|
12/21/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
Variable mask field exposure
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11315959
|
Filing Dt:
|
12/21/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
WEB-ENABLED SOLUTIONS FOR MEMORY COMPILATION TO SUPPORT PRE-SALES ESTIMATION OF MEMORY SIZE, PERFORMANCE AND POWER DATA FOR MEMORY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11321206
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
ROBUST SHALLOW TRENCH ISOLATION STRUCTURES AND A METHOD FOR FORMING SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11321260
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR LAYOUT VERSUS SCHEMATIC VALIDATION OF INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11322103
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
AREA-EFFICIENT POWER SWITCHING CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11323398
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIVERTING VOID DIFFUSION IN INTEGRATED CIRCUIT CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11323400
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDIRECTING VOID DIFFUSION AWAY FROM VIAS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11323401
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM PRODUCT FOR DETECTING POTENTIAL FAILURES IN AN INTEGRATED CIRCUIT DESIGN AFTER OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11323405
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND SAMPLE FOR RADIATION MICROSCOPY INCLUDING A PARTICLE BEAM CHANNEL FORMED IN THE SAMPLE SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11323468
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
YIELD-LIMITING DESIGN-RULES-COMPLIANT PATTERN LIBRARY GENERATION AND LAYOUT INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11324082
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SYSTEM FOR AVOIDING FALSE PATH PESSIMISM IN ESTIMATING NET DELAY FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11324084
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING DEFECTS IN INTEGRATED CIRCUIT DIE FROM STIMULATION OF STATISTICAL OUTLIER SIGNATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11324105
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND END CELL LIBRARY FOR AVOIDING SUBSTRATE NOISE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11324119
|
Filing Dt:
|
12/30/2005
|
Title:
|
SOCKETLESS/BOARDLESS TEST INTERPOSER CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11334870
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
POWER CONFIGURATION METHOD FOR STRUCTURED ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11337460
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
PLANARIZATION WITH REDUCED DISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11339540
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
CROSS-FILL PATTERN FOR METAL FILL LEVELS, POWER SUPPLY FILTERING, AND ANALOG CIRCUIT SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11348597
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR DEVICE HAVING IMPROVED PERFORMANCE AND RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11349356
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
CDM ESD EVENT PROTECTION IN APPLICATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11349358
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
CDM ESD EVENT SIMULATION AND REMEDIATION THEREOF IN APPLICATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11351091
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
GENERATION OF AN EXTRACTED TIMING MODEL FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11356685
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR AN ADAPTIVE VBLAST RECEIVER FOR WIRELESS MULTIPLE INPUT MULTIPLE OUTPUT (MIMO) DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11359460
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR INTERLEAVING IN A WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11360200
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
FLEXIBLE CIRCUIT SUBSTRATE FOR FLIP-CHIP-ON-FLEX APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11361430
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
THERMALLY STABLE BICMOS FABRICATION METHOD AND BIPOLAR JUNCTION TRANSISTORS FORMED ACCORDING TO THE METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11364142
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
Device for analyzing log files generated by process automation tools
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11364751
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DUAL FREQUENCY TIMING ACQUISITION FOR COMPRESSED WCDMA COMMUNICATION NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11368780
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
SELECTIVE ISOTROPIC ETCH FOR TITANIUM-BASED MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11369363
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
PROXIMITY REGULATION SYSTEM FOR USE WITH A PORTABLE CELL PHONE AND A METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11374705
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR DETERMINING A LOG-LIKELIHOOD RATIO (LLR) CORRESPONDING TO EACH BIT OF A SYMBOL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11375302
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
LOW THERMAL RESISTANCE ASSEMBLY FOR FLIP CHIP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11376600
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR REDUCING TIMING SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11376781
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
VERIFICATION OF AN EXTRACTED TIMING MODEL FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11377778
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS FOR MEASUREMENT AND PREDICTION OF HOLD-TIME AND EXCEEDING HOLD TIME LIMITS DUE TO CELLS WITH TIED INPUT PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
11379256
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHOD FOR ELECTRICAL INTERCONNECTION BETWEEN PRINTED WIRING BOARD LAYERS USING THROUGH HOLES WITH SOLID CORE CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11381409
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
Adjustable Transmission Phase Shift Mask
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11383171
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
APPARATUS FOR WAFER PATTERNING TO REDUCE EDGE EXCLUSION ZONE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11383670
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH A TRENCH CAPACITOR STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11385086
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR DETERMINING PAD HEIGHT FOR A WIRE-BONDING OPERATION IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11385156
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
PHASE-SHIFTING MASK AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11385245
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR WIRE BONDING WITH WIRE LENGTH ADJUSTMENT IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11389643
|
Filing Dt:
|
03/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
INCORPORATING DOPANTS TO ENHANCE THE DIELECTRIC PROPERTIES OF METAL SILICATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11390015
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
Vertical replacement-gate junction field-effect transistor
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11392375
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
High-density inter-die interconnect structure
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11395779
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR INTEGRATED CIRCUIT BALL BONDING WITH SUBSTANTIALLY PERPENDICULAR WIRE BOND PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11397252
|
Filing Dt:
|
04/03/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
INTERDIGITATED MESH TO PROVIDE DISTRIBUTED, HIGH QUALITY FACTOR CAPACITIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11399723
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD USING ISOLATED VSS PLANE TO ACCOMMODATE HIGH SPEED CIRCUITRY GROUND ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11402146
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
OPTIMIZING IC CLOCK STRUCTURES BY MINIMIZING CLOCK UNCERTAINTY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11403137
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
WAFER CHUCKING APPARATUS FOR SPIN PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11403492
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING THERMAL ENERGY DISSIPATION IN A DIRECT-CHIP-ATTACH COUPLING CONFIGURATION OF AN INTEGRATED CIRCUIT AND A CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11403750
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
TEST SEMICONDUCTOR DEVICE AND METHOD FOR DETERMINING JOULE HEATING EFFECTS IN SUCH A DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11409377
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
Method to improve the control of electro-polishing by use of a plating electrode in an electrolyte bath
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
11412388
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
FEEDBACK OF CHANNEL INFORMATION IN A CLOSED LOOP BEAMFORMING WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11413236
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHOD AND APPARATUS OF CORE TIMING PREDICTION OF CORE LOGIC IN THE CHIP-LEVEL IMPLEMENTATION PROCESS THROUGH AN OVER-CORE WINDOW ON A CHIP-LEVEL ROUTING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11414902
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
INDUCTOR FORMED IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11418873
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
DUAL LAYER BARRIER FILM TECHNIQUES TO PREVENT RESIST POISONING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11419252
|
Filing Dt:
|
05/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
A METHOD OF FORMING A SPIRAL INDUCTOR IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11419356
|
Filing Dt:
|
05/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
A VERTICAL REPLACEMENT-GATE SILICON-ON-INSULATOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11419548
|
Filing Dt:
|
05/22/2006
|
Title:
|
INTERCONNECT DIELECTRIC TUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11421722
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
REDUCING A PARASITIC GRAPH IN MOMENT COMPUTATION ALGORITHMS IN VLSI SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11425295
|
Filing Dt:
|
06/20/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND PROCESS FOR REDUCING DAMAGING BREAKDOWN IN GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11427494
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
METHOD TO IMPROVE METAL DEFECTS IN SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11433329
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
DERIVATION OF BEAMFORMING COEFFICIENTS AND APPLICATIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11433997
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
MULTIPLE PROTOCOL WIRELESS COMMUNICATION BASEBAND TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11438493
|
Filing Dt:
|
05/22/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SELECTIVE LASER ANNEALING OF SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11438644
|
Filing Dt:
|
05/22/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC CREATION AND PLACEMENT OF A FLOOR-PLAN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11448560
|
Filing Dt:
|
06/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
REINFORCED BOND PAD FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11449413
|
Filing Dt:
|
06/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR MINIMIZING EFFECTS OF TRANSMITTER IMPAIRMENTS IN MULTIPLE INPUT MULTIPLE OUTPUT (MIMO) BEAMFORMING COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11458270
|
Filing Dt:
|
07/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
METHOD FOR FORMING MULTIPLE DOPING LEVEL BIPOLAR JUNCTIONS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11459249
|
Filing Dt:
|
07/21/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
SOLDER BUMP STRUCTURE FOR FLIP CHIP SEMICONDUCTOR DEVICES AND METHOD OF MANUFACTURE THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11460459
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
ON-CHIP SENSOR ARRAY FOR TEMPERATURE MANAGEMENT IN INTEGRATED CIRCUITS
|
|