|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11460680
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
ENHANCED METHOD OF OPTIMIZING MULTIPLEX STRUCTURES AND MULTIPLEX CONTROL STRUCTURES IN RTL CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11465662
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR STATIC TIMING ANALYSIS WITH DELAY DE-RATING AND CLOCK CONSERVATISM REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11468901
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
HEAT DISSIPATION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11469028
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
INPUT/OUTPUT BUFFER INFORMATION SPECIFICATION (IBIS) MODEL GENERATION FOR MULTI-CHIP MODULES (MCM) AND SIMILAR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11469032
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD TO IMPROVE PERFORMANCE OF A BIPOLAR DEVICE USING AN AMORPHIZING IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
11469960
|
Filing Dt:
|
09/05/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
ROUTING UNDER BOND PAD FOR THE REPLACEMENT OF AN INTERCONNECT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11473627
|
Filing Dt:
|
06/22/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
OPTICAL ERROR MINIMIZATION IN A SEMICONDUCTOR MANUFACTURING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11478044
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
AUTOMATIC GENERATION OF TIMING CONSTRAINTS FOR THE VALIDATION/SIGNOFF OF TEST STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11494221
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH SUBSTANTIALLY PERPENDICULAR WIRE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11494962
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR TRANSMITTER BEAMFORMING FOR REDUCED COMPLEXITY MULTIPLE INPUT MULTIPLE OUTPUT (MIMO) TRANSCEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11505152
|
Filing Dt:
|
08/16/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
PLASTIC OVERMOLDED PACKAGES WITH MECHANICALLY DECOUPLED LID ATTACH ATTACHMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11506659
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
TECHNIQUES FOR FORMING PASSIVE DEVICES DURING SEMICONDUCTOR BACK-END PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11506680
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE AND SYSTEM INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11509370
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR FIXING BEST CASE HOLD TIME VIOLATIONS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11516316
|
Filing Dt:
|
09/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONSERVING BATTERY POWER IN A MOBILE STATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11519614
|
Filing Dt:
|
09/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
DEFECT IDENTIFICATION SYSTEM AND METHOD FOR REPAIRING KILLER DEFECTS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11524107
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
APPARATUS AND METHOD OF MANUFACTURE FOR INTEGRATED CIRCUIT AND CMOS DEVICE INCLUDING EPITAXIALLY GROWN DIELECTRIC ON SILICON CARBIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11527108
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
FAILURE ANALYSIS VEHICLE FOR YIELD ENHANCEMENT WITH SELF TEST AT SPEED BURNIN CAPABILITY FOR RELIABILITY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11530550
|
Filing Dt:
|
09/11/2006
|
Title:
|
SYSTEMS AND METHODS FOR DISTRIBUTING I/O IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11531477
|
Filing Dt:
|
09/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
BIPOLAR DEVICE HAVING IMPROVED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11533785
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
BIPOLAR DEVICE HAVING BURIED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11534340
|
Filing Dt:
|
09/22/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
LOW MUTUAL INDUCTANCE MATCHED INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11535501
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
DIFFERENTIAL INDUCTOR FOR USE IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11538187
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
DEVICE FOR AVOIDING TIMING VIOLATIONS RESULTING FROM PROCESS DEFECTS IN A BACKFILLED METAL LAYER OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11540056
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD OF ELECTRICAL TESTING OF AN INTERGRATED CIRCUIT WITH AN ELECTRICAL PROBE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11542864
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
PROTRUDING SPACERS FOR SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11550448
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR MAKING PLACEMENT SENSITIVE LOGIC MODIFICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11551573
|
Filing Dt:
|
10/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD OF SELECTING CELLS IN LOGIC RESTRUCTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11562537
|
Filing Dt:
|
11/22/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP ASSEMBLY HAVING ARRAY OF THERMALLY CONDUCTIVE FEATURES ARRANGED IN APERTURE OF CIRCUIT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11565701
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
WIRE BOND INTEGRATED CIRCUIT PACKAGE FOR HIGH SPEED I/O
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11567086
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR OBSCURING UNWANTED AMBIENT NOISE AND A MOBILE COMMUNICATIONS DEVICE AND CENTRAL OFFICE EQUIPMENT INCORPORATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11567986
|
Filing Dt:
|
12/07/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
CELL MODELING FOR INTEGRATED CIRCUIT DESIGN WITH CHARACTERIZATION OF UPSTREAM DRIVER STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11575856
|
Filing Dt:
|
07/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
MOBILE COMMUNICATION DEVICE HAVING PANORAMIC IMAGEMAKING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11609509
|
Filing Dt:
|
12/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING METALIZATION IN AN INTEGRATED CIRCUIT PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11610825
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE DEVICE VERIFICATION IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11634683
|
Filing Dt:
|
12/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
OPTIMIZATION OF FLIP FLOP INITIALIZATION STRUCTURES WITH RESPECT TO DESIGN SIZE AND DESIGN CLOSURE EFFORT FROM RTL TO NETLIST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11641507
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
III-V POWER FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11641989
|
Filing Dt:
|
12/18/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
ELECTRONIC COMPONENT CONNECTION SUPPORT STRUCTURES INCLUDING AIR AS A DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11649015
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
FORMATION OF AN INTEGRATED CIRCUIT STRUCTURE WITH REDUCED DISHING IN METALLIZATION LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11649197
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
PROCESS FOR MAKING AN ON-CHIP VACUUM TUBE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11654957
|
Filing Dt:
|
01/18/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
CHANNEL ESTIMATION FOR A HIGH-SPEED DATA PACKET ACCESS RAKE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11670031
|
Filing Dt:
|
02/01/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
FAILURE ANALYSIS AND TESTING OF SEMI-CONDUCTOR DEVICES USING INTELLIGENT SOFTWARE ON AUTOMATED TEST EQUIPMENT (ATE)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11673645
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHOD TO IMPROVE WRITER LEAKAGE IN A SIGE BIPOLAR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11673714
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SEMICONDUCTOR TEST DEVICE WITH HEATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11682914
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
METHOD OF GENERATING TEST PATTERNS TO EFFICIENTLY SCREEN INLINE RESISTANCE DELAY DEFECTS IN COMPLEX ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11684674
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SUPPORTING A SUBSET OF MULTIPLE INTERFACE TYPES IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11693081
|
Filing Dt:
|
03/29/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
MODIFYING INTEGRATED CIRCUIT DESIGNS TO ACHIEVE MULTIPLE OPERATING FREQUENCY TARGETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11694021
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD TO REDUCE BORON PENETRATION IN A SIGE BIPOLAR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11695169
|
Filing Dt:
|
04/02/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
Planarization with reduced dishing
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11706943
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
SEQUENTIAL TESTER FOR LONGEST PREFIX SEARCH ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11724143
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
TRACE OPTIMIZATION IN FLATTENED NETLIST BY STORING AND RETRIEVING INTERMEDIATE RESULTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11724663
|
Filing Dt:
|
03/15/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
CUSTOMIZABLE DEVELOPMENT AND DEMONSTRATION PLATFORM FOR STRUCTURED ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11728366
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
GENERIC METHODOLOGY TO SUPPORT CHIP LEVEL INTEGRATION OF IP CORE INSTANCE CONSTRAINTS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11732092
|
Filing Dt:
|
04/02/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
CELL LIBRARY MANAGEMENT FOR POWER OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11733673
|
Filing Dt:
|
04/10/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MULTI-STEP PROCESS FOR FORMING A BARRIER FILM FOR USE IN COPPER LAYER FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11736402
|
Filing Dt:
|
04/17/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
DIELECTRIC BARRIER LAYER FOR INCREASING ELECTROMIGRATION LIFETIMES IN COPPER INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11738050
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
DEVICE AND METHOD TO ELIMINATE SHORTING INDUCED BY VIA TO METAL MISALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11741195
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
HYBRID BUMP CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11748569
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
GUARD RING FOR IMPROVED MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11749904
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
COMMAND-LANGUAGE-BASED FUNCTIONAL ENGINEERING CHANGE ORDER (ECO) IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11757200
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DENSITY DRIVEN LAYOUT FOR RRAM CONFIGURATION MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11757229
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
RAMPTIME PROPAGATION ON DESIGNS WITH CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11758975
|
Filing Dt:
|
06/06/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
DIGITAL GAUSSIAN NOISE SIMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11765691
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
EFFICIENT CELL SWAPPING SYSTEM FOR LEAKAGE POWER REDUCTION IN A MULTI-THRESHOLD VOLTAGE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11768725
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MULTI-LAYER REGISTRATION AND DIMENSIONAL TEST MARK FOR SCATTEROMETRICAL MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11769486
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
OPTIMIZED MIRROR DESIGN FOR OPTICAL DIRECT WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11770975
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
CHANNEL RECIPROCITY MATRIX DETERMINATION IN A WIRELESS MIMO COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11772267
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE WITH SPUTTERED HEAT SINK FOR IMPROVED THERMAL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11775956
|
Filing Dt:
|
07/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
GENERALIZED BIST FOR MULTIPORT MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11788346
|
Filing Dt:
|
04/19/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE WITH BASE FEATURES TO REDUCE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11809686
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
STRUCTURE AND FABRICATION METHOD FOR CAPACITORS INTEGRATIBLE WITH VERTICAL REPLACEMENT GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11809873
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11811519
|
Filing Dt:
|
06/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH INDUCTOR HAVING HORIZONTAL MAGNETIC FLUX LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11821396
|
Filing Dt:
|
06/22/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH METAL SILICIDE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11823763
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
METHODS AND SYSTEMS FOR CHANNEL ESTIMATION IN A COLLABORATIVE MULTI INPUT MULTIPLE OUTPUT (MIMO) COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11827807
|
Filing Dt:
|
07/13/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
REAL-TIME GATE ETCH CRITICAL DIMENSION CONTROL BY OXYGEN MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
11829888
|
Filing Dt:
|
07/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11832516
|
Filing Dt:
|
08/01/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
NQL - NETLIST QUERY LANGUAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11832711
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
CONTROLLING OVERSPRAY COATING IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
11838546
|
Filing Dt:
|
08/14/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
CIRCUITS AND METHODS FOR IMPROVED FET MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11849391
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
STATISTICAL DESIGN CLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11853417
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
CONTROL OF HOT CARRIER INJECTION IN A METAL-OXIDE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11856196
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
APPARATUS FOR CONFINING INDUCTIVELY COUPLED SURFACE CURRENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11861700
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
HIGH-SPEED UPLINK PACKET ACCESS (HSUPA) CIPHER MULTIPLEXING ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11865713
|
Filing Dt:
|
10/01/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
LOW POWER PROTOCOL FOR WIRELESS TERMINAL PEER-TO-PEER COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11868624
|
Filing Dt:
|
10/08/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE INCORPORATING METALLURGICAL BOND TO ENHANCE THERMAL CONDUCTION TO A HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11872347
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH CONSTRICTED CURRENT PASSAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11884328
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FABRICATING FLIP CHIP DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
11893288
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR DECODING A DATA BURST IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
11906196
|
Filing Dt:
|
10/01/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
Method of isolation for acoustic resonator device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11926469
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURES AND A METHOD FOR FORMING SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11927950
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
DUAL-GATE METAL-OXIDE-SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11927978
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE FORMED USING A SACRIFICIAL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11937199
|
Filing Dt:
|
11/08/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
VOLTAGE CONTRAST MONITOR FOR INTEGRATED CIRCUIT DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11939482
|
Filing Dt:
|
11/13/2007
|
Title:
|
METHOD OF TREATING METAL AND METAL SALTS TO ENABLE THIN LAYER DEPOSITION IN SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11945505
|
Filing Dt:
|
11/27/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONSERVING BATTERY POWER IN A MOBILE STATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11946243
|
Filing Dt:
|
11/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
TIMING VIOLATION DEBUGGING INSIDE PLACE AND ROUTE TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11949187
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
STAGED SCENARIO GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11960554
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SPACER-LESS TRANSISTOR INTEGRATION SCHEME FOR HIGH-K GATE DIELECTRICS AND SMALL GATE-TO-GATE SPACES APPLICABLE TO SI, SIGE AND STRAINED SILICON SCHEMES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11963881
|
Filing Dt:
|
12/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
SYNCHRONIZATION CHANNEL NOISE POWER ESTIMATION
|
|