Total properties:
195
Page
2
of
2
Pages:
1 2 |
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10186644
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
|
Title:
|
ELECTRONIC COMPONENT, TESTER DEVICE AND METHOD FOR CALIBRATING A TESTER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10186645
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
FERAM MEMORY AND METHOD FOR MANUFACTURING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10186648
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
|
Title:
|
NEGATIVE RESIST PROCESS WITH SIMULTANEOUS DEVELOPMENT AND AROMATIZATION OF RESIST STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10186651
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
CHEMICAL CONSOLIDATION OF PHOTORESISTS IN THE UV RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10186652
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
NEGATIVE RESIST PROCESS WITH SIMULTANEOUS DEVELOPMENT AND CHEMICAL CONSOLIDATION OF RESIST STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10186657
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
PHOTORESISTS WITH REACTION ANCHORS FOR CHEMICAL CONSOLIDATION OF RESIST STRUCTURES FOR EXPOSURES AT 157 NM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10186658
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
METHOD OF PRODUCING ORGANIC SEMICONDUCTORS HAVING HIGH CHARGE CARRIER MOBILITY THROUGH PI-CONJUGATED CROSSLINKING GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10186662
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10186970
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
WAFER HANDLING SYSTEM AND WAFER HANDLING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10186971
|
Filing Dt:
|
07/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
PROCESS FOR THE ABRASIVE MACHINING OF SURFACES, IN PARTICULAR OF SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10187763
|
Filing Dt:
|
07/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
ELECTRONIC PRINTED CIRCUIT BOARD HAVING A PLURALITY OF IDENTICALLY DESIGNED, HOUSING-ENCAPSULATED SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10190042
|
Filing Dt:
|
07/05/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
|
Title:
|
METHOD AND DEVICE FOR SIMULTANEOUS TESTING OF A PLURALITY OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10190097
|
Filing Dt:
|
07/03/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
METHOD FOR ADJUSTING A TEMPERATURE IN A RESIST PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10190812
|
Filing Dt:
|
07/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A PLURALITY OF MEMORY AREAS WITH MEMORY ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10190814
|
Filing Dt:
|
07/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
EVALUATION CIRCUIT FOR A DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10194877
|
Filing Dt:
|
07/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
MEMORY CELL HAVING A SECOND TRANSISTOR FOR HOLDING A CHARGE VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10195179
|
Filing Dt:
|
07/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
EUV REFLECTION MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10195194
|
Filing Dt:
|
07/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10198575
|
Filing Dt:
|
07/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
TEST OF A SEMICONDUCTOR MEMORY HAVING A PLURALITY OF MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10200633
|
Filing Dt:
|
07/22/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
DATA GENERATOR FOR GENERATING TEST DATA FOR WORD-ORIENTED SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10200642
|
Filing Dt:
|
07/22/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
METHOD FOR THE DEFECT ANALYSIS OF MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10200902
|
Filing Dt:
|
07/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY WITH PRECHARGE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10202704
|
Filing Dt:
|
07/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
|
Title:
|
DEVICE FOR COOLING ELECTRIC OR ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10206505
|
Filing Dt:
|
07/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
PHENYL-LINKED OXAZOLE CYANATES AS DIELECTRICS HAVING GOOD ADHESIVE AND FILLING PROPERTIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10207427
|
Filing Dt:
|
07/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
|
Title:
|
METHOD FOR FABRICATING AN INTEGRATED SEMICONDUCTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10210374
|
Filing Dt:
|
07/31/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
METHOD FOR FILLING TRENCHES IN INTEGRATED SEMICONDUCTOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10210735
|
Filing Dt:
|
07/31/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
METHOD FOR FORMING A DIFFUSION REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10215226
|
Filing Dt:
|
08/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
MEHTOD FOR DETECTING REMOVAL OF ORGANIC MATERIAL FROM A SEMICONDUCTOR DEVICE IN A MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10217185
|
Filing Dt:
|
08/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
ELECTRONIC COMPONENT WITH STACKED ELECTRONIC ELEMENTS AND METHOD FOR FABRICATING AN ELECTRONIC COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10217936
|
Filing Dt:
|
08/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
INTEGRATED MEMORY WITH MEMORY CELLS IN A PLURALITY OF MEMORY CELL BLOCKS, AND METHOD OF OPERATING SUCH A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10223034
|
Filing Dt:
|
08/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
|
Title:
|
METHOD FOR PRODUCING TRANSISTORS IN INTEGRATED SEMICONDUCTOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10226743
|
Filing Dt:
|
08/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
MASK FOR FABRICATING SEMICONDUCTOR COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10231882
|
Filing Dt:
|
08/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
FIELD-EFFECT TRANSISTOR HAVING A CONTACT TO ONE OF ITS DOPING REGIONS, AND METHOD FOR FABRICATING THE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10234547
|
Filing Dt:
|
09/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
METHOD FOR FABRICATING A TRENCH CAPACITOR FOR A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10237543
|
Filing Dt:
|
09/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
Method for fabricating an integrated semiconductor circuit to prefent formation of voids
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10245629
|
Filing Dt:
|
09/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND METHOD FOR OPERATING THE INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10253196
|
Filing Dt:
|
09/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
METHOD OF ETCHING A LAYER IN A TRENCH AND METHOD OF FABRICATING A TRENCH CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10254692
|
Filing Dt:
|
09/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
TRENCH CAPACITOR AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10261849
|
Filing Dt:
|
09/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE, AND USE OF THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10262172
|
Filing Dt:
|
10/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
INTEGRATED MEMORY DEVICE, METHOD OF OPERATING AN INTEGRATED MEMORY, AND MEMORY SYSTEM HAVING A PLURALITY OF INTEGRATED MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10262179
|
Filing Dt:
|
09/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
METHOD OF PRODUCING BIOCOMPATIBLE STRUCTURES AND BIOCOMPATIBLE MICROCHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10266322
|
Filing Dt:
|
10/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MODULE HAVING A CONFIGURABLE DATA WIDTH OF AN OUTPUT BUS, AND A HOUSING CONFIGURATION HAVING A SEMICONDUCTOR MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10268203
|
Filing Dt:
|
10/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
TEST WAFER AND METHOD FOR PRODUCING THE TEST WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10272848
|
Filing Dt:
|
10/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
|
Title:
|
METHOD FOR DETERMINING STATISTICAL FLUCTUATIONS OF VALUES OF GEOMETRICAL PROPERTIES OF STRUCTURES REQUIRED FOR THE FABRICATION OF SEMICONDUCTOR COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10273521
|
Filing Dt:
|
10/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
|
Title:
|
APPARATUS FOR ASSESSING A SILICON DIOXIDE CONTENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10288911
|
Filing Dt:
|
11/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
METHOD FOR RECONFIGURING A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10296119
|
Filing Dt:
|
05/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
|
Title:
|
MULTILAYER PHASE-CHANGE TYPE OPTICAL DISC CAPABLE OF RECORDING AND REPRODUCING INFORMATION AT HIGH TRANSFER RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10299750
|
Filing Dt:
|
11/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
|
Title:
|
MEMORY, PROCESSOR SYSTEM AND METHOD FOR PERFORMING WRITE OPERATIONS ON A MEMORY REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10304134
|
Filing Dt:
|
11/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
FIELD EFFECT TRANSISTOR AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10340047
|
Filing Dt:
|
01/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
|
Title:
|
METHOD FOR PROCESSING A SUBSTRATE TO FORM A STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10340987
|
Filing Dt:
|
01/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
RESIST FOR FORMING A STRUCTURE FOR ALIGNING AN ELECTRON OR ION BEAM AND TECHNIQUE FOR FORMING THE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10353463
|
Filing Dt:
|
01/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
PHOTOLITHOGRAPHIC MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10368081
|
Filing Dt:
|
02/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
|
Title:
|
INTEGRATED MEMORY AND METHOD FOR OPERATING AN INTEGRATED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10472772
|
Filing Dt:
|
02/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
COATING MATERIAL FOR ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10473434
|
Filing Dt:
|
09/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
METHOD FOR ADJUSTING THE OVERLAY OF TWO MASK PLANES IN A PHOTOLITHOGRAPHIC PROCESS FOR THE PRODUCTION OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10476355
|
Filing Dt:
|
10/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
METHOD FOR THE PRODUCTION OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
10476663
|
Filing Dt:
|
05/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
NANOTUBE ARRAY AND METHOD FOR PRODUCING A NANOTUBE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10477967
|
Filing Dt:
|
05/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
METHOD FOR PRODUCING AN ELECTRONIC COMPONENT, ESPECIALLY A MEMORY CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
10478403
|
Filing Dt:
|
11/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
TESTING A DATA STORE USING AN EXTERNAL TEST UNIT FOR GENERATING TEST SEQUENCE AND RECEIVING COMPRESSED TEST RESULTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10478441
|
Filing Dt:
|
05/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
DYNAMIC MEMORY AND METHOD FOR TESTING A DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10479735
|
Filing Dt:
|
06/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
ELECTRONIC CHIP AND ELECTRONIC CHIP ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10480807
|
Filing Dt:
|
05/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
ARRANGEMENT AND METHOD FOR CONDITIONING A POLISHING PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10480999
|
Filing Dt:
|
07/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
|
Title:
|
MEMORY FOR PRODUCING A MEMORY COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10482331
|
Filing Dt:
|
10/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
|
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD FOR FABRICATING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10482719
|
Filing Dt:
|
06/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
MOLECULAR ELECTRONICS ARRANGEMENT AND METHOD FOR PRODUCING A MOLECULAR ELECTRONICS ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10483423
|
Filing Dt:
|
05/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
METHOD OF FORMING AN ISOLATION LAYER AND METHOD OF MANUFACTURING A TRENCH CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10485984
|
Filing Dt:
|
10/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
TRENCH ISOLATION HAVING A SELF-ADJUSTING SURFACE SEAL AND METHOD FOR PRODUCING ONE SUCH TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10486184
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY ELEMENT, SEMICONDUCTOR MEMORY ELEMENT ARRANGEMENT, METHOD FOR FABRICATING A SEMICONDUCTOR MEMORY ELEMENT AND METHOD FOR OPERATING A SEMICONDUCTOR MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
10487911
|
Filing Dt:
|
08/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
PHOTOLITHOGRAPHIC MASK HAVING HALF TONE MAIN FEATURES AND PERPENDICULAR HALF TONE ASSIST FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
10491143
|
Filing Dt:
|
10/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
BIOCOMPATIBLE MICROCHIP AND A METHOD FOR PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10606069
|
Filing Dt:
|
06/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
|
Title:
|
METHOD FOR FABRICATING MICROSTRUCTURES AND ARRANGEMENT OF MICROSTRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10623824
|
Filing Dt:
|
07/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
SELECTION DEVICE FOR A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10635583
|
Filing Dt:
|
08/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
METHOD FOR EXPOSING AT LEAST ONE OR AT LEAST TWO SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10638594
|
Filing Dt:
|
08/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
|
Title:
|
METHOD FOR PRODUCING FERROELECTRIC CAPACITORS AND INTEGRATED SEMICONDUCTOR MEMORY CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10642856
|
Filing Dt:
|
08/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
METHOD FOR WRITING TO MAGNETORESISTIVE MEMORY CELLS AND MAGNETORESISTIVE MEMORY WHICH CAN BE WRITTEN TO BY THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10647614
|
Filing Dt:
|
08/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
METHOD FOR ETCHING A HARD MASK LAYER AND A METAL LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10650818
|
Filing Dt:
|
08/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
INTEGRATED DRAM MEMORY COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10662634
|
Filing Dt:
|
09/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
SENSE AMPLIFIER CONFIGURATION FOR A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10662795
|
Filing Dt:
|
09/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING ELECTRICAL CONNECTING ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10667730
|
Filing Dt:
|
09/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
SEMICONDUCTOR ELEMENT HAVING A SEMI-MAGNETIC CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10680773
|
Filing Dt:
|
10/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR OPERATING A SEMICONDUCTOR MEMORY AT DOUBLE DATA TRANSFER RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10682649
|
Filing Dt:
|
10/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
MEMORY MODULE WITH A HEAT DISSIPATION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10685064
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
METHOD FOR WRITING TO THE MAGNETORESISTIVE MEMORY CELLS OF AN INTEGRATED MAGNETORESISTIVE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10685082
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
METHOD FOR OPERATING AN MRAM SEMICONDUCTOR MEMORY CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10689422
|
Filing Dt:
|
10/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
METHOD FOR COMPARING THE ADDRESS OF A MEMORY ACCESS WITH AN ALREADY KNOWN ADDRESS OF A FAULTY MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10690001
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
MULTI-LEVEL DRIVER STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10692150
|
Filing Dt:
|
10/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
|
Title:
|
METHOD FOR PRODUCTION OF A METALLIC OR METAL-CONTAINING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10696866
|
Filing Dt:
|
10/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
PROCESS FOR THE BACK-SURFACE GRINDING OF WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10699231
|
Filing Dt:
|
10/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
|
Title:
|
INTEGRATED DYNAMIC MEMORY AND OPERATING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10720730
|
Filing Dt:
|
11/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
DRAM CELL ARRANGEMENT WITH VERTICAL MOS TRANSISTORS, AND METHOD FOR ITS FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10754439
|
Filing Dt:
|
01/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
METHOD FOR FABRICATING CONTACTS FOR INTEGRATED CIRCUITS, AND SEMICONDUCTOR COMPONENT HAVING SUCH CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10972804
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
ARRANGEMENT OF MICROSTRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11158439
|
Filing Dt:
|
06/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
DRAM CELL ARRANGEMENT WITH VERTICAL MOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11929215
|
Filing Dt:
|
10/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
|
Title:
|
METHOD FOR FABRICATING METALLIC BIT-LINE CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
29155827
|
Filing Dt:
|
02/19/2002
|
|
Title:
|
MULTIMEDIA CHIP CARD
|
|
