|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11241760
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
TRACE-AHEAD METHOD AND APPARATUS FOR DETERMINING SURVIVOR PATHS IN A VITERBI DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11241761
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR STORING SURVIVOR PATHS IN A VITERBI DETECTOR USING INPUT-DEPENDENT POINTER EXCHANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11241823
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR PERFORMING A FOUR-POINT VOLTAGE MEASUREMENT FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11241874
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
DIFFERENTIAL INPUT/DIFFERENTIAL OUTPUT CONVERTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11243622
|
Filing Dt:
|
10/04/2005
|
Title:
|
CONVERTING DUAL PORT MEMORY INTO 2 SINGLE PORT MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11243839
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD FOR PERFORMING DESIGN RULE CHECK OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11244486
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR DETAILED ROUTING OF AN INTEGRATED CIRCUIT DESIGN WITH MULTIPLE ROUTING RULES AND NET CONSTRAINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11244530
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR INCREMENTAL PLACEMENT AND ROUTING WITH NESTED SHELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11244821
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
LOW POWER LOW NOISE AMPLIFIER FOR A MAGNETORESISTIVE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11245513
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING LEAKAGE POWER IN A CACHE MEMORY USING ADAPTIVE TIME-BASED DECAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11246654
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHOD OF USING MOBILE COMMUNICATIONS DEVICES FOR MONITORING PURPOSES AND A SYSTEM FOR IMPLEMENTATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11246880
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHOD FOR SRAM BITMAP VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11247517
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
DEFECT ANALYSIS USING A YIELD VEHICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11247630
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
ON-THE-FLY RTL INSTRUCTOR FOR ADVANCED DFT AND DESIGN CLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11247827
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
TRANSCEIVER HAVING A JITTER CONTROL PROCESSOR WITH A RECEIVER STAGE AND A METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11247879
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR COERCION OF DISK DRIVE SIZE FOR USE IN A RAID VOLUME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11248378
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
LOAD BALANCING OF DISK DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11248509
|
Filing Dt:
|
10/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
APPARATUS TO PASSIVATE INDUCTIVELY OR CAPACITIVELY COUPLED SURFACE CURRENTS UNDER CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11251393
|
Filing Dt:
|
10/14/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHODS AND STRUCTURE FOR OPTIMIZING SAS DOMAIN LINK QUALITY AND PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11252846
|
Filing Dt:
|
10/18/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
CUSTOMIZATION OF OPTION ROM IMAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11252877
|
Filing Dt:
|
10/19/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
LITHOGRAPHIC APPARATUS AND DEVICE MANUFACTURING METHOD, AN INTEGRATED CIRCUIT, A FLAT PANEL DISPLAY, AND A METHOD OF COMPENSATING FOR CUPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11256529
|
Filing Dt:
|
10/21/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM OF FREQUENCY DOMAIN EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11256696
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR IMPLEMENTING A VOLTAGE CONTROLLED RING OSCILLATOR HAVING A MULTI-PEAK DETECTED AMPLITUDE CONTROL LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11256829
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
RRAM CONTROLLER BUILT IN SELF TEST MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11256830
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
HIGH PERFORMANCE TILING FOR RRAM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11257206
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONVERTING NETLIST OF INTEGRATED CIRCUIT BETWEEN LIBRARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11257289
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR MAPPING NETLIST OF INTEGRATED CIRCUIT TO DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11257470
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
RRAM MEMORY ERROR EMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11257606
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
CENTER ERROR MECHANICAL CENTER ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11258253
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
I/O AND POWER ESD PROTECTION CIRCUITS BY ENHANCING SUBSTRATE-BIAS IN DEEP-SUBMICRON CMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11258738
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CONGESTION DURING INTEGRATED CIRCUIT DESIGN RESYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11259228
|
Filing Dt:
|
10/25/2005
|
Title:
|
RRAM FLIPFLOP RCELL MEMORY GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11259300
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
CE TO RRO CANCELLATION FOR SLED CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11259596
|
Filing Dt:
|
10/26/2005
|
Title:
|
SYSTEM AND METHOD FOR REDUCING STORAGE REQUIREMENTS FOR CONTENT ADAPTIVE BINARY ARITHMETIC CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11259965
|
Filing Dt:
|
10/26/2005
|
Title:
|
METHOD AND STRUCTURE FOR CREATING ULTRA LOW RESISTANCE DAMASCENE COPPER WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11260334
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ASYMMETRIC ALIGNMENT OF SUBSTRATE INTERCONNECT TO SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11260442
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
VARIABLE LOOP BANDWIDTH PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11260517
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR OUTPUTTING A SEQUENCE OF COMMANDS AND DATA DESCRIBED BY A FLOWCHART
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11260805
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
TIMING CIRCUITS WITH IMPROVED POWER SUPPLY JITTER ISOLATION TECHNICAL BACKGROUND
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11262173
|
Filing Dt:
|
10/28/2005
|
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE WITH LOW TRENCH PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11262444
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
USING CODE AS KEYS FOR COPY PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11262679
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHODS AND STRUCTURE FOR SAS EXPANDER INITIATING COMMUNICATION TO A SAS INITIATOR TO IDENTIFY CHANGES IN THE SAS DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11262864
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR VALIDATING PCI/PCI-X ADAPTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11263285
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
OPTICAL SIGNAL JITTER REDUCTION VIA ELECTRICAL EQUALIZATION IN OPTICAL TRANSMISSION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11263300
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
CIRCUITRY FOR DETERMINING NETWORK OPERATIONS IN A NETWORK DEVICE BY ADDRESSING LOOKUP TABLES WITH CONTENTS OF PROTOCOL HEADER FIELDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11263514
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
PROTOCOL CONVERTER TO ACCESS AHB SLAVE DEVICES USING THE MDIO PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11265040
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD OF DESIGN BASED PROCESS CONTROL OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11265062
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
INTERDIGITADED CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11266056
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR ELIMINATING TEST SYSTEM REBOOTS BETWEEN FUNCTIONAL TESTS OF HOST ADAPTER BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11266132
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ALL PURPOSE PROCESSOR IMPLEMENTATION TO SUPPORT DIFFERENT TYPES OF CACHE MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11266133
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
MULTI-SURFACED PLATE-TO-PLATE CAPACITOR AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11266687
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DECODER USING A MEMORY FOR STORING STATE METRICS INPLEMENTING A DECODER TRELLIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11267999
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
STORING RAID CONFIGURATION DATA WITHIN A BIOS IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11269275
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
REDUCTION OF MACRO LEVEL STRESSES IN COPPER/LOW-K WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11270077
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
MEMORY BISR CONTROLLER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11271991
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR SPREADING TRACE SEGMENTS IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
11272300
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD FOR ROBUST INVERSE TELECINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11273304
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
NOISE ADAPTIVE 3D COMPOSITE NOISE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11273518
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
WRITE BASED POWER ADAPTIVE CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11273750
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR ACCESSING A SINGLE PORT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11273857
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
EMBEDDED TEST CIRCUITRY AND A METHOD FOR TESTING A SEMICONDUCTOR DEVICE FOR BREAKDOWN, WEAROUT OR FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11273940
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
LOW JITTER AND/OR FAST LOCK-IN CLOCK RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11276938
|
Filing Dt:
|
03/17/2006
|
Title:
|
DEVICE FOR MINIMIZING DIFFERENTIAL PAIR LENGTH MISMATCH AND IMPEDANCE DISCONTINUITIES IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11277188
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
DEVICE FOR AVOIDING PARASITIC CAPACITANCE IN AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11279520
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
DUAL-BAND ANTENNA FOR A WIRELESS LOCAL AREA NETWORK DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11280110
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAPPING DESIGN MEMORIES TO INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11280590
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
MULTI-MODE MANAGEMENT OF A SERIAL COMMUNICATION LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11280639
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
DYNAMIC ON-CHIP LOGIC ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11280879
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR TILING MEMORIES IN INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11281130
|
Filing Dt:
|
11/17/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SECURITY SYSTEM AND METHOD FOR PROTECTING ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11282881
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
DIFFERENTIAL PUSH-PULL GAIN CONTROLLING METHOD AND APPARATUS TO REDUCE THE EFFECTS OF ROTATIONAL ECCENTRICITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11283044
|
Filing Dt:
|
11/18/2005
|
Title:
|
REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES BY DOPING ALUMINUM USED IN BOND PADS DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
11283219
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ALTERNATE PAD STRUCTURES/PASSIVATION INEGRATION SCHEMES TO REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11283340
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SCALING OF FUNCTIONAL ASSIGNMENTS IN PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11284864
|
Filing Dt:
|
11/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
Endian mapping engine, method of endian mapping and a processing system employing the engine and the method
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11285243
|
Filing Dt:
|
11/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
BUS SYSTEM WITH MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11285800
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
DIFFERENTIAL BUFFER CIRCUIT WITH REDUCED OUTPUT COMMON MODE VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11286546
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMABLE NANOTUBE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11286557
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMABLE POWER MANAGEMENT USING A NANOTUBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11286558
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
CONFIGURABLE POWER SEGMENTATION USING A NANOTUBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11287615
|
Filing Dt:
|
11/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
BIAS FOR ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11287927
|
Filing Dt:
|
11/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PLATFORM ASIC RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
11289943
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PILOT-ASSISTED DOPPLER FREQUENCY ESTIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11290087
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ELIMINATE IMC CRACKING IN POST WIREBONDED DIES: MACRO LEVEL STRESS REDUCTION BY MODIFYING DIELECTRIC/METAL FILM STACK IN BE LAYERS DURING CU/LOW-K PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11290096
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANAGING FLOW CONTROL IN PCI EXPRESS TRANSACTION LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11290178
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
Methods of memory bitmap verification for finished product
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11290186
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR GENERALIZING DESIGN ATTRIBUTES IN A DESIGN CAPTURE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11290194
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ACCURATE MOTION DETECTION FOR THE COMBINATION OF MOTION ADAPTIVE AND MOTION COMPENSATION DE-INTERLACING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11291937
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR PREVENTING AN UNINTENTIONAL ACTIVATION OF A MOBILE COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11292198
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
HIERARCHICAL MOTION ESTIMATION FOR IMAGES WITH VARYING HORIZONTAL AND/OR VERTICAL DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11293404
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR SEGMENTATION OF MACROBLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11295344
|
Filing Dt:
|
12/06/2005
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD FOR REDUCING REBUILD TIME ON A RAID DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11295351
|
Filing Dt:
|
12/06/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
TIMING CONSTRAINTS METHODOLOGY FOR ENABLING CLOCK RECONVERGENCE PESSIMISM REMOVAL IN EXTRACTED TIMING MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11295877
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
MULTI-PHASE TECHNIQUES FOR TUNING AND/OR MEASURING OPERATIONS OF AN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11297484
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR THE SECURE HANDLING OF DATA IN A MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11298030
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING BOND PAD WITH IMPROVED THERMAL AND MECHANICAL PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11298894
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING MEMORY MODELS AND TIMING DATABASE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11299506
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
UNIFIED MEMORY ARCHITECTURE FOR RECORDING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11299645
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
VIRTUAL SEGMENTATION SYSTEM AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11300012
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
MITIGATING PERFORMANCE DEGRADATION CAUSED BY A SATA DRIVE ATTACHED TO A SAS DOMAIN
|
|