|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13029291
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
H.264 TO VC-1 AND VC-1 TO H.264 TRANSCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
13030278
|
Filing Dt:
|
02/18/2011
|
Title:
|
IMPEDANCE COMPENSATION IN A BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13031176
|
Filing Dt:
|
02/18/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
MODE LATCHING BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13031671
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MEDIUM CONTACT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13031766
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
ITERATIVE-DIVISION OPERATIONS SUCH AS FOR HEADER COMPRESSION IN PACKET-BASED COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13031798
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
MEMORY DEVICE HAVING MEMORY CELLS WITH WRITE ASSIST FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13031807
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
MEMORY DEVICE WITH DATA PREDICTION BASED ACCESS TIME ACCELERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13031818
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DATA PRE-CODING CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13032148
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
BINARY-SHIFT OPERATIONS SUCH AS FOR HEADER COMPRESSION IN PACKET-BASED COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13032429
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13033797
|
Filing Dt:
|
02/24/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
OFFSET COMPONENT CANCELATION METHOD AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13034167
|
Filing Dt:
|
02/24/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR EMPLOYING SIGNOFF-QUALITY TIMING ANALYSIS INFORMATION CONCURRENTLY IN MULTIPLE SCENARIOS TO REDUCE DYNAMIC POWER IN AN ELECTRONIC CIRCUIT AND AN APPARATUS INCORPORATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13034917
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
UTILIZING TWO ALGORITHMS TO DETERMINE A DELAY VALUE FOR TRAINING DDR3 MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13037836
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
MOISTURE BARRIER FOR A WIRE BOND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13037895
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
REDUNDANT ARRAY OF INEXPENSIVE DISKS (RAID) SYSTEM CONFIGURED TO REDUCE REBUILD TIME AND TO PREVENT DATA SPRAWL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13038662
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
MULTIPLE-PORT MEMORY DEVICE COMPRISING SINGLE-PORT MEMORY DEVICE WITH SUPPORTING CONTROL CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13039606
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
CONTEXT ADAPTIVE BINARY ARITHMETIC DECODING FOR HIGH DEFINITION VIDEO
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13039642
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
ALIGNED DATA STORAGE FOR NETWORK ATTACHED MEDIA STREAMING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13041674
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
CONTROLLING WARPING IN INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13042231
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
TECHNIQUES FOR REDUCING MEMORY WRITE OPERATIONS USING COALESCING MEMORY BUFFERS AND DIFFERENCE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
13042237
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
REDUCING WRITES, AND ESTIMATING AND DISPLAYING ESTIMATED REMAINING LIFETIME OF NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13042242
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
TECHINIQUES FOR INCREASING A LIFETIME OF BLOCKS OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13042252
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING DATA REDUNDANCY AFTER REDUCING MEMORY WRITES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13043731
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
STATIC MEMORY WITH SEGMENTED CLEAR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13043908
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
RECEIVER TRAINING WITH CYCLE SLIP DETECTION AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13044809
|
Filing Dt:
|
03/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
RECONFIGURABLE BCH DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13046717
|
Filing Dt:
|
03/12/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
HASH PROCESSING IN A NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13046719
|
Filing Dt:
|
03/12/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
HASH PROCESSING IN A NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13046726
|
Filing Dt:
|
03/12/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
EXCEPTION DETECTION AND THREAD RESCHEDULING IN A MULTI-CORE, MULTI-THREAD NETWORK PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13046947
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
CUE-BASED AUDIO CODING/DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13046972
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
ADAPTATION OF DELAY LINE FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13046973
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
LOGIC-BASED EDRAM USING LOCAL INTERCONNECTS TO REDUCE IMPACT OF EXTENSION CONTACT PARASITICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13050265
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
SYSTEM AND METHOD TO EFFICIENTLY SCHEDULE AND/OR COMMIT WRITE DATA TO FLASH BASED SSDS ATTACHED TO AN ARRAY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13058176
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR DESIGNING INTEGRATED CIRCUITS THAT EMPLOY ADAPTIVE VOLTAGE SCALING OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13059502
|
Filing Dt:
|
02/17/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
MITIGATION OF WHISKERS IN SN-FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13073045
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CACHE MEMORY ALLOCATION PROCESS BASED ON TCPIP NETWORK AND/OR STORAGE AREA NETWORK ARRAY PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13073077
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CROSSING ISI CANCELLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13080018
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
M-ARY ORTHOGONAL KEYING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13081651
|
Filing Dt:
|
04/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ADJUSTING SAMPLING PHASE IN A BAUD-RATE CDR USING TIMING SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13081941
|
Filing Dt:
|
04/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
CDR WITH SIGMA-DELTA NOISE-SHAPED CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13082881
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
PIPELINED DECISION-FEEDBACK UNIT IN A REDUCED-STATE VITERBI DETECTOR WITH LOCAL FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13083301
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ZERO REBUILD EXTENSIONS FOR RAID
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13083864
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
VARYING HOST INTERFACE SIGNALING SPEEDS IN A STORAGE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13085525
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
MULTI-CHANNEL RECEIVER WITH IMPROVED AGC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13087233
|
Filing Dt:
|
04/14/2011
|
Title:
|
METHOD AND MECHANISM TO PROVIDE HIGH AVAILABILITY STORAGE SOLUTION BY LOAD BALANCING AND FAULT TOLERANCE SUPPORT IN THE STORAGE CONTROLLER CARDS AND HBAS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13088146
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SELECTIVE DECODER INPUT DATA PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13088178
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR RELIABILITY ASSISTED NOISE PREDICTIVE FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13091381
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
METHOD TO PROVIDE CHIP BASED SECURITY FOR I/O PACKETS IN AN ARRAY USING DYNAMIC TOPOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13093032
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SOLDER BUMP STRUCTURE FOR FLIP CHIP SEMICONDUCTOR DEVICES AND METHOD OF MANUFACTURE THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13093274
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
ISOLATING AND CORRECTING VPD DATA MISMATCH AND/OR CORRUPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13093472
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
METHOD FOR COMPUTING IO REDISTRIBUTION ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13096080
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
Continuous Power Transfer Scheme for Two-Wire Serial Link
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13096126
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR COUPLING SERIAL ATTACHED SCSI (SAS) DEVICES AND INTERNET SMALL COMPUTER SYSTEM INTERNET (ISCSI) DEVICES THROUGH SINGLE HOST BUS ADAPTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13096420
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
CORDLESS TELEPHONE WITH DIGITAL AUDIO PLAYER CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13096873
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
Systems and Methods for Data Write Loopback Based Timing Control
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13097213
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SECURTIY ASSOCIATION PREFETCH FOR SECURITY PROTCOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13097317
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
RATE MATCHING FOR WIDEBAND CODE DIVISION MULTIPLE ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13097434
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHODS AND STRUCTURE FOR DEBUGGING DDR MEMORY OF A STORAGE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13099948
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
INTELLIGENT DUMMY METAL FILL PROCESS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13100021
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SERVO DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13103461
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
TOTAL POWER OPTIMIZATION FOR A LOGIC INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13103623
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13106040
|
Filing Dt:
|
05/12/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
OVERSAMPLED CLOCK AND DATA RECOVERY WITH EXTENDED RATE ACQUISITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13106208
|
Filing Dt:
|
05/12/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
ROUTE LOOKUP METHOD FOR REDUCING OVERALL CONNECTION LATENCIES IN SAS EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13107473
|
Filing Dt:
|
05/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING READ-MODIFY-WRITE OPERATIONS IN A RAID 6 VOLUME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
13109041
|
Filing Dt:
|
05/17/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROVIDING ADDRESS DECODE AND VIRTUAL FUNCTION (VF) MIGRATION SUPPORT IN A PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIE) MULTI-ROOT INPUT/OUTPUT VIRTUALIZATION (IOV) ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13110581
|
Filing Dt:
|
05/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
I/O AND POWER ESD PROTECTION CIRCUITS BY ENHANCING SUBSTRATE-BIAS IN DEEP-SUBMICRON CMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13114321
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
PROCESS TO GENERATE VARIOUS LENGTH PARAMETERS IN A NUMBER OF SGLS BASED UPON THE LENGTH FIELDS OF ANOTHER SGL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13114834
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
FULLY PARAMETERIZABLE REPRESENTATION OF A HIGHER LEVEL DESIGN ENTITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13115260
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ADVANCED INTERRUPT SCHEDULING AND PRIORITY PROCESSING IN A STORAGE SYSTEM ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13116253
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
RECONFIGURABLE ENCODING PER MULTIPLE COMMUNICATIONS STANDARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13116818
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
STORAGE DEVICE CARRIERS FOR ADAPTING A STORAGE DEVICE OF A FIRST SIZE TO A SLOT FOR A STORAGE DEVICE OF A SECOND SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13118376
|
Filing Dt:
|
05/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR ALLOCATING TRANSACTION ID IN A SYSTEM WITH A PLURALITY OF PROCESSING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13118493
|
Filing Dt:
|
05/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SYSTEM, CIRCUIT AND METHOD FOR IMPROVING SYSTEM-ON-CHIP BANDWIDTH PERFORMANCE FOR HIGH LATENCY PERIPHERAL READ ACCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13118499
|
Filing Dt:
|
05/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR GATE TRAINING IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13118603
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING SLAVE TRANSACTION ID WIDTH BASED ON SPARSE CONNECTION IN MULTILAYER MULTILEVEL INTERCONNECT SYSTEM-ON-CHIP ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13119005
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ALLOTROPIC OR MORPHOLOGIC CHANGE IN SILICON INDUCED BY ELECTROMAGNETIC RADIATION FOR RESISTANCE TURNING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13123124
|
Filing Dt:
|
04/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
Interconnects using Self-timed Time-Division Multiplexed Bus
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13139462
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHOD FOR IMPLEMENTING MULTI-ARRAY CONSISTENCY GROUPS USING A WRITE QUEUING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
13149122
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
HIGH VOLTAGE TOLERANT METAL-OXIDE-SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13150607
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
STAGED SCENARIO GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13151115
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
MULTIPROCESSOR SYNCHRONIZATION USING REGION LOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13153392
|
Filing Dt:
|
06/04/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
MULTI-PORT MEMORY USING SINGLE-PORT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13156157
|
Filing Dt:
|
06/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TOOL-LESS RETRACTABLE STORAGE OF LENGTHS OF CABLE CHAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13156580
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
BRANCH METRICS CALCULATION FOR MULTIPLE COMMUNICATIONS STANDARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13157663
|
Filing Dt:
|
06/10/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
FIRMWARE-DRIVEN MULTIPLE VIRTUAL SAS EXPANDERS ON A SINGLE EXPANDER HARDWARE COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13159670
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
REPRESENTATION OF DATA RELATIVE TO VARYING THRESHOLDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13161796
|
Filing Dt:
|
06/16/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
HIGH THROUGHPUT FRAME CHECK SEQUENCE MODULE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13162734
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
TURBO PARALLEL CONCATENATED CONVOLUTIONAL CODE IMPLEMENTATION ON MULTIPLE-ISSUE PROCESSOR CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13165056
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
MOTION ESTIMATION FOR A VIDEO TRANSCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13165195
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
HYBRID IMPEDANCE COMPENSATION IN A BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13165284
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING SCAN TEST CIRCUITRY WITH CONTROLLABLE NUMBER OF CAPTURE PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13165500
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
CURRENT-MODE LOGIC BUFFER WITH ENHANCED OUTPUT SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13165883
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
AUTOMATIC DISCOVERY OF CACHE MIRROR PARTNERS IN AN N-NODE CLUSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13167764
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
Systems and Methods for Non-Binary Decoding
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13167771
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCED FORMAT NON-BINARY DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13167775
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
Systems and Methods for Error Correction Using Low Density Parity Check Codes Using Multiple Layer Check Equations
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13172221
|
Filing Dt:
|
06/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
ADAPTIVE ENCODING AND DECODING FOR ERROR PROTECTED PACKET-BASED FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13173088
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
Systems and Methods for Inter-Track Alignment
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13173855
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR BALANCING SIGNAL DELAY SKEW
|
|