|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09127700
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
SYSTEM AND METHOD FOR MULTI-INPUT WAKE UP IN A MICROCONTROLLER USING A SINGLE CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09730977
|
Filing Dt:
|
12/05/2000
|
|
Title:
|
APPARATUS AND METHOD OF DYNAMIC AND DETERMINISTIC CHANGES IN CLOCK FREQUENCY FOR LOWER POWER CONSUMPTION WHILE MAINTAINING FAST INTERRUPT HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
09748098
|
Filing Dt:
|
12/21/2000
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
INSTRUCTION-LEVEL MULTITHREADING ACCORDING TO A PREDETERMINED FIXED SCHEDULE IN AN EMBEDDED PROCESSOR USING ZERO-TIME CONTEXT SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09836935
|
Filing Dt:
|
04/17/2001
|
|
Title:
|
REDUCED SHORT CURRENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09888212
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
UNIVERSAL SERIALIZER/DESERIALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09888295
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
FIXED LENGTH MEMORY TO MEMORY ARITHMETIC AND ARCHITECTURE FOR A COMMUNICATIONS EMBEDDED PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09888296
|
Filing Dt:
|
06/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR READING AND WRITING A THREAD STATE IN A MULTITHREADED CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10061548
|
Filing Dt:
|
01/31/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
|
Title:
|
NETBUFS: COMMUNICATION PROTOCOL PACKET BUFFERING USING PAGED MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10263068
|
Filing Dt:
|
10/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR INSTRUCTION LEVEL MULTITHREADING SCHEDULING IN A EMBEDDED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10633112
|
Filing Dt:
|
08/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
|
Title:
|
NETBUFS: COMMUNICATION PROTOCOL PACKET BUFFERING USING PAGED MEMORY MANAGEMENT
|
|
