|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12960118
|
Filing Dt:
|
12/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
DATA PREFETCH IN SAS EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12960214
|
Filing Dt:
|
12/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
METHOD AND DEVICE FOR UTILIZING APPLICATION-LEVEL PRIOR KNOWLEDGE FOR SELECTIVELY STORING DATA IN HIGHER PERFORMANCE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12960279
|
Filing Dt:
|
12/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
DATA PATH UTILIZATION FOR LOW LEVEL PATTERN GENERATION AND CHECKIING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12963048
|
Filing Dt:
|
12/08/2010
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
PARITY-BASED RAID SYSTEM CONFIGURED TO PROTECT AGAINST DATA CORRUPTION CAUSED BY THE OCCURRENCE OF WRITE HOLES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12963895
|
Filing Dt:
|
12/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MEMORY MANAGER FOR A NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12964431
|
Filing Dt:
|
12/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
PHASE CALIBRATION SYSTEM FOR DISK DRIVES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12965136
|
Filing Dt:
|
12/10/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
Cache Line Fetching and Fetch Ahead Control Using Post Modification Information
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12965969
|
Filing Dt:
|
12/13/2010
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
Time Synchronization Using Packet-Layer and Physical-Layer Protocols
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12967155
|
Filing Dt:
|
12/14/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
Method and Apparatus for Caching Prefetched Data
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12968297
|
Filing Dt:
|
12/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR ENSURING CONSISTENCY IN RAID STORAGE ARRAY METADATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12968538
|
Filing Dt:
|
01/03/2011
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
DECOUPLING SAMPLING CLOCK AND ERROR CLOCK IN A DATA EYE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12969424
|
Filing Dt:
|
12/15/2010
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
ADJUSTABLE HOLD FLIP FLOP AND METHOD FOR ADJUSTING HOLD REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12969601
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SYSTEM AND METHOD OF I/O PATH VIRTUALIZATION BETWEEN A RAID CONTROLLER AND AN ENVIRONMENT SERVICE MODULE IN A STORAGE AREA NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
12969836
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
METHOD OF FABRICATION OF THROUGH-SUBSTRATE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12969852
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
INTEGRATION OF SHALLOW TRENCH ISOLATION AND THROUGH-SUBSTRATE VIAS INTO INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12970071
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
HIGH SPEED MULTIPLE MEMORY INTERFACE I/O CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
12971355
|
Filing Dt:
|
12/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SCATTER-GATHER LIST USAGE FOR A CONFIGURATION DATABASE RETRIEVE AND RESTORE FUNCTION AND DATABASE BLOCKING AND CONFIGURATION CHANGES DURING A DATABASE RESTORE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
12971742
|
Filing Dt:
|
12/17/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
PACKET ASSEMBLY MODULE FOR MULTI-CORE, MULTI-THREAD NETWORK PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12972427
|
Filing Dt:
|
12/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR HANDLING IO TO DRIVES IN A RAID SYSTEM BASED ON STRIP SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12972432
|
Filing Dt:
|
12/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR HANDLING IO TO DRIVES IN A MEMORY CONSTRAINED ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12972692
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
METHOD FOR AVOIDING OVERFLOW OF MULTIPLICATION OF ROOTS-OF-UNITY BY USING OVERFLOW SAFE APPROXIMATED VALUES TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12972904
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPROVED TIMING RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12972942
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
Systems and Methods for Reducing Filter Sensitivities
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12973098
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
VOLTAGE REGULATOR SOFT-START CIRCUIT PROVIDING REFERENCE VOLTAGE RAMP-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12973906
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR ANALYZING BIDIRECTIONAL DATA EXCHANGED BETWEEN TWO ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12974039
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
EFFICIENT IMPLEMENTATION OF M-ALGORITHM BASED ON QR DECOMPOSITION FOR HIGHER-ORDER CONSTELLATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12974096
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
PERFORMANCE ENHANCED SYNCHRONIZATION MECHANISM WITH INTENSITY-ORIENTED READER API
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12974441
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
MEMORY DEVICE HAVING MEMORY CELLS WITH ENHANCED LOW VOLTAGE WRITE CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
12974477
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
THREAD SYNCHRONIZATION IN A MULTI-THREAD NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
12974601
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
DECOUPLING BANG-BANG CDR AND DFE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12974678
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
ADAPTATION OF BASELINE WANDER CORRECTION LOOP GAIN SETTINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
12974943
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
TWO-PORT MEMORY CAPABLE OF SIMULTANEOUS READ AND WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12975823
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
REDUCING DATA READ LATENCY IN A NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12975880
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
THREAD SYNCHRONIZATION IN A MULTI-THREAD NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12976021
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR REDUCING POWER LOSS TO BACKUP IO START TIME OF A STORAGE DEVICE IN A STORAGE VIRTUALIZATION ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
12976045
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
INSTRUCTION BREAKPOINTS IN A MULTI-CORE, MULTI-THREAD NETWORK COMMUNICATIONS PROCESSOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
12976228
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
CONCURRENT, COHERENT CACHE ACCESS FOR MULTIPLE THREADS IN A MULTI-CORE, MULTI-THREAD NETWORK PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12976418
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR SYNCHRONOUS INTER-THREAD COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12976788
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
TAMPER RESISTANT RFID TAG CIRCUIT APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12978165
|
Filing Dt:
|
12/23/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
HIGH AVAILABILITY RAID USING LOW-COST DIRECT ATTACHED RAID CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12978719
|
Filing Dt:
|
12/27/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
CIRCUIT TO EFFICIENTLY HANDLE DATA MOVEMENT WITHIN A CACHE CONTROLLER OR ON-CHIP MEMORY PERIPHERAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
12978810
|
Filing Dt:
|
12/27/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
USING IDENTIFICATION IN CACHE MEMORY FOR PARALLEL REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12979551
|
Filing Dt:
|
12/28/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
PROCESSOR BUS BRIDGE SECURITY FEATURE FOR NETWORK PROCESSORS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12979665
|
Filing Dt:
|
12/28/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
TRANSACTION PERFORMANCE MONITORING IN A PROCESSOR BUS BRIDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12979705
|
Filing Dt:
|
12/28/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
START-UP SYSTEM AND METHOD FOR SWITCHING VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12979800
|
Filing Dt:
|
12/28/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
PROCESSOR BUS BRIDGE FOR NETWORK PROCESSORS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12980489
|
Filing Dt:
|
12/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SECURITY PROTOCOL PROCESSING FOR ANTI-REPLAY PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
12981355
|
Filing Dt:
|
12/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHOD TO SYNCHRONIZE A REPLACEMENT CONTROLLER'S FIRMWARE VERSION TO THE NATIVE CONFIGURATION DATABASE VERSION ON A SIMPLEX ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12981486
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR DETERMINING A CACHE LINE IN AN N-WAY SET ASSOCIATIVE CACHE USING HASH FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12981847
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SERIAL INPUT OUTPUT (SIO) PORT EXPANSION APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12982104
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
ROUND ROBIN ARBITER WITH MASK AND RESET MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12982129
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHODS AND APPARATUS FOR TRELLIS-BASED MODULATION ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12982220
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHODS AND APPARATUS FOR AUTOMATIC GAIN CONTROL USING SAMPLES TAKEN AT DESIRED SAMPLING PHASE AND TARGET VOLTAGE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12982240
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
Methods and Apparatus for Trimming of CDR Clock Buffer Using Histogram of Clock-Like Data Pattern
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12982430
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR DATA DISTRIBUTION ACROSS AN ARRAY OF DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12982642
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SCAN CELL DESIGNS WITH SERIAL AND PARALLEL LOADING OF TEST DATA
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12983080
|
Filing Dt:
|
12/31/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SAS EXPANDER CONNECTION ROUTING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12983996
|
Filing Dt:
|
01/04/2011
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
SYSTEM FOR INJECTING PROTOCOL SPECIFIC ERRORS DURING THE CERTIFICATION OF COMPONENTS IN A STORAGE AREA NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12983999
|
Filing Dt:
|
01/04/2011
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
METHOD FOR VIDEO DEINTERLACING AND FORMAT CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12985604
|
Filing Dt:
|
01/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
LOGIC BIST FOR SYSTEM TESTING USING STORED PATTERNS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12985850
|
Filing Dt:
|
01/06/2011
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
Low Complexity LDPC Encoding Algorithm
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12992929
|
Filing Dt:
|
11/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ADAPTIVE BASELINE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12992933
|
Filing Dt:
|
11/16/2010
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ADAPTIVE TARGET SEARCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12992940
|
Filing Dt:
|
11/16/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPROVED SERVO DATA OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12992943
|
Filing Dt:
|
11/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCING LOW FREQUENCY LOSS IN A MAGNETIC STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12994288
|
Filing Dt:
|
11/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
ERROR-FLOOR MITIGATION OF CODES USING WRITE VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12995225
|
Filing Dt:
|
11/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR USING AN INSTALLATION SCRIPT TO CREATE A HIDDEN BOOT PARTITION TO INSTALL A BOOTABLE VIRTUAL STORAGE APPLIANCE ON A VIRTUALIZED SERVER PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12995792
|
Filing Dt:
|
12/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR DYNAMIC STORAGE TIERING USING ALLOCATE-ON-WRITE SNAPSHOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13001278
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
METHODS AND APPARATUS FOR READ-SIDE INTERCELL INTERFERENCE MITIGATION IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13001286
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS AND APPARATUS FOR WRITE-SIDE INTERCELL INTERFERENCE MITIGATION IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13001295
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
Methods and Apparatus for Programming Multiple Program Values Per Signal Level in Flash Memories
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13001300
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
METHODS AND APPARATUS FOR INTERFACING BETWEEN A FLASH MEMORY CONTROLLER AND A FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13001310
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
Methods And Apparatus For Intercell Interference Mitigation Using Modulation Coding
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13001317
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
METHODS AND APPARATUS FOR SOFT DEMAPPING AND INTERCELL INTERFERENCE MITIGATION IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13003058
|
Filing Dt:
|
01/07/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR BOOTING A BOOTABLE VIRTUAL STORAGE APPLIANCE ON A VIRTUALIZED SERVER PLATFORM USING A HIDDEN BOOT PARTITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
13007004
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR EVALUATING PERFORMANCE OF A READ CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13007687
|
Filing Dt:
|
01/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIVIDING A SINGLE SERIAL ENCLOSURE MANAGEMENT BIT STREAM INTO MULTIPLE ENCLOSURE MANAGEMENT BIT STREAMS AND FOR PROVIDING THE RESPECTIVE BIT STREAMS TO RESPECTIVE MIDPLANES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13008706
|
Filing Dt:
|
01/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
BACK-OFF RETRY WITH PRIORITY ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13009044
|
Filing Dt:
|
01/19/2011
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
BUFFER-BASED GENERATION OF OVSF CODE SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13009067
|
Filing Dt:
|
01/19/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCED FORMAT DATA PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13011195
|
Filing Dt:
|
01/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR IMPROVED STORAGE REPLICATION MANAGEMENT AND SERVICE CONTINUANCE IN A COMPUTING ENTERPRISE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13012936
|
Filing Dt:
|
01/25/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS OF FABRICATING A MEMBRANE WITH IMPROVED MECHANICAL INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
13012964
|
Filing Dt:
|
01/25/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR PREAMBLE TRAINING WITH SHORTENED LONG TRAINING FIELD IN A MULTIPLE ANTENNA COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13014754
|
Filing Dt:
|
01/27/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DIVERSITY COMBINED DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13016071
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
GENERIC LOW POWER STROBE BASED SYSTEM AND METHOD FOR INTERFACING MEMORY CONTROLLER AND SOURCE SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13016472
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
NON-LINEAR COMMON COARSE DELAY SYSTEM AND METHOD FOR DELAYING DATA STROBE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
13016983
|
Filing Dt:
|
01/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
DETECTION OF PATTERNS IN A DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13017177
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR MIGRATING DATA BETWEEN STORAGE TIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13017456
|
Filing Dt:
|
01/31/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR TRACKING DATA ACTIVITY LEVELS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13018585
|
Filing Dt:
|
02/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR VC-1 TO MPEG-2 VIDEO TRANSCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13020046
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
IMPLEMENTING OPTIMAL STORAGE TIER CONFIGURATIONS FOR A WORKLOAD IN A DYNAMIC STORAGE TIERING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13020063
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
ANALYZING SUB-LUN GRANULARITY FOR DYNAMIC STORAGE TIERING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13021814
|
Filing Dt:
|
02/07/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
Systems and Methods for Off Track Error Recovery
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13021890
|
Filing Dt:
|
02/07/2011
|
Title:
|
SAS CONTROLLER WITH PERSISTENT PORT CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
13021972
|
Filing Dt:
|
02/07/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
DVD RECORDER AND PVR INSTANT ON ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13022824
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
CLOCK TREE INSERTION DELAY INDEPENDENT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13023457
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
STORAGE TIERING WITH MINIMAL USE OF DRAM MEMORY FOR HEADER OVERHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13024795
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
HIGH DENSITY CAM ARRAY ARCHITECTURES WITH ADAPTIVE CURRENT CONTROLLED MATCH-LINE DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
13026528
|
Filing Dt:
|
02/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MULTIPLE DOPING LEVEL BIPOLAR JUNCTIONS TRANSISTORS AND METHOD FOR FORMING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13027349
|
Filing Dt:
|
02/15/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
ALLOTROPIC CHANGES IN SI AND USE IN FABRICATING MATERIALS FOR SOLAR CELLS
|
|