Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 049399/0042 | |
| Pages: | 7 |
| | Recorded: | 06/06/2019 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
13862244
|
Filing Dt:
|
04/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
|
Title:
|
AT-SPEED INTEGRATED CIRCUIT TESTING USING THROUGH SILICON IN-CIRCUIT LOGIC ANALYSIS
|
|
|
Assignee
|
|
|
|
|
| 28 AYER RAJAH CRESCENT |
| #03-01 |
| SINGAPORE, SINGAPORE 139959 |
|
|
Correspondence name and address
|
| |
MARTON RIBERA SCHUMANN & CHANG LLP
|
| |
548 MARKET ST. SUITE 36117
|
| |
SAN FRANCISCO, CA 94104
|
Search Results as of:
06/17/2024 11:19 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
