Total properties:
612
Page
2
of
7
Pages:
1 2 3 4 5 6 7
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1987
|
Application #:
|
06782689
|
Filing Dt:
|
10/01/1985
|
|
Title:
|
FRONT END OF AN OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1987
|
Application #:
|
06782690
|
Filing Dt:
|
10/01/1985
|
|
Title:
|
FRONT END STAGE OF AN OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1987
|
Application #:
|
06782691
|
Filing Dt:
|
10/01/1985
|
|
Title:
|
PROCESS USING TUNGSTEN FOR MULTILEVEL METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1987
|
Application #:
|
06786701
|
Filing Dt:
|
10/09/1985
|
|
Title:
|
INTERNALLY SYNCHRONOUS MATRIX STRUCTURE FOR USE IN EXTERNALLY ASYNCHRONOUS PROGRAMMABLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1987
|
Application #:
|
06787927
|
Filing Dt:
|
10/16/1985
|
|
Title:
|
FABRICATION OF VERTICAL NPN AND PNP BIPOLAR TRANSISTORS IN MONOLITHIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1988
|
Application #:
|
06788585
|
Filing Dt:
|
10/17/1985
|
|
Title:
|
PROGRAMMING ARRANGEMENT FOR PROGRAMMABLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1988
|
Application #:
|
06790115
|
Filing Dt:
|
10/22/1985
|
|
Title:
|
AUXILIARY WORD LINE DRIVER FOR EFFECTIVELY CONTROLLING PROGRAMMABILITY OF FUSIBLE LINKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1987
|
Application #:
|
06792988
|
Filing Dt:
|
10/30/1985
|
|
Title:
|
VARIABLE WAVELENGTH OPTICAL ALIGNMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1987
|
Application #:
|
06793316
|
Filing Dt:
|
10/31/1985
|
|
Title:
|
COMPARATOR INPUT STAGE FOR INTERFACE WITH SIGNAL CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06798242
|
Filing Dt:
|
11/08/1985
|
|
Title:
|
DENSE, REDUCED LEAKAGE CMOS STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1987
|
Application #:
|
06798668
|
Filing Dt:
|
11/15/1985
|
|
Title:
|
CONVEYOR FOR VAPOR PHASE REFLOW SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1987
|
Application #:
|
06813718
|
Filing Dt:
|
12/27/1985
|
|
Title:
|
TECHNIQUE FOR INCREASING GATE-DRAIN BREAKDOWN VOLTAGE OF ION-IMPLANTED JFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
06824870
|
Filing Dt:
|
01/31/1986
|
|
Title:
|
ESD PROTECTION TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1989
|
Application #:
|
06827285
|
Filing Dt:
|
02/07/1986
|
|
Title:
|
NON-CONTACT I/O SIGNAL TRANSMISSION IN INTEGRATED CIRCUIT PACKAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1987
|
Application #:
|
06828186
|
Filing Dt:
|
02/11/1986
|
|
Title:
|
VIA METALLIZATION USING METAL FILLETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
06831384
|
Filing Dt:
|
01/07/1986
|
|
Title:
|
HIGH VOLTAGE LATERAL MOS STRUCTURE WITH DEPLETED TOP GATE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1987
|
Application #:
|
06841297
|
Filing Dt:
|
03/19/1986
|
|
Title:
|
TECHNIQUE FOR ELIMINATION OF POLYSILICON STRINGERS IN DIRECT MOAT FIELD OXIDE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06842267
|
Filing Dt:
|
03/21/1986
|
|
Title:
|
TEST CIRCUITRY FOR TESTING FUSE LINK PROGRAMMABLE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
06842272
|
Filing Dt:
|
03/21/1986
|
|
Title:
|
TEST ENABLING CIRCUIT FOR ENABLING OVERHEAD TEST CIRCUITRY IN PROGRAMMABLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1987
|
Application #:
|
06874393
|
Filing Dt:
|
06/16/1986
|
|
Title:
|
MULTIPLE-LAYER, MULTIPLE-PHASE TITANIUM/NITROGEN ADHESION/DIFFUSION BARRIER LAYER STRUCTURE FOR GOLD-BASE MICROCIRCUIT INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06883279
|
Filing Dt:
|
07/07/1986
|
|
Title:
|
HIGH VOLTAGE IC BIPOLAR TRANSISTORS OPERABLE TO BVCBO AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
06896097
|
Filing Dt:
|
08/13/1986
|
|
Title:
|
LOW NOISE CURRENT SPECTRAL DENSITY INPUT BIAS CURRENT CANCELLATION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1987
|
Application #:
|
06896103
|
Filing Dt:
|
08/13/1986
|
|
Title:
|
LOW POWER SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06901841
|
Filing Dt:
|
08/28/1986
|
|
Title:
|
LOGIC STATE TRANSITION DETECTION CIRCUIT FOR CMOS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1988
|
Application #:
|
06903785
|
Filing Dt:
|
09/05/1986
|
|
Title:
|
THERMALLY COUPLED INFORMATION TRANSMISSION ACROSS ELECTRICAL ISOLATION BOUNDARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1988
|
Application #:
|
06914524
|
Filing Dt:
|
10/03/1986
|
|
Title:
|
ESD PROTECTION NETWORK FOR IGFET CIRCUITS WITH SCR PREVENTION GUARD RINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
06917441
|
Filing Dt:
|
10/07/1986
|
|
Title:
|
FRONT END STAGE OF AN OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1987
|
Application #:
|
06919465
|
Filing Dt:
|
10/16/1986
|
|
Title:
|
DIELECTRIC FOR LASER TRIMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
06936609
|
Filing Dt:
|
12/01/1986
|
|
Title:
|
METHOD OF ENHANCING SILICON ETCHING CAPABILITY OF ALKALI HYDROXIDE THROUGH THE ADDITION OF POSITIVE VALENCE IMPURITY IONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
06944399
|
Filing Dt:
|
12/19/1986
|
|
Title:
|
REGULATOR CIRCUIT FOR CONVENTING ALTERNATING INPUT TO A CONSTANT DIRECT OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
06947749
|
Filing Dt:
|
12/30/1986
|
|
Title:
|
TECHNIQUE FOR FORMING ELECTRIC FIELD SHIELDING LAYER IN OXYGEN- IMPLANTED SILICON SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1988
|
Application #:
|
07000377
|
Filing Dt:
|
01/05/1987
|
|
Title:
|
FABRICATION OF VERTICAL NPN AND PNP BIPOLAR TRANSISTORS IN MONOLITHIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1988
|
Application #:
|
07000778
|
Filing Dt:
|
01/06/1987
|
|
Title:
|
PROCESS FOR PERFORMING VARIABLE SELECTIVITY POLYSILICON ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1988
|
Application #:
|
07013851
|
Filing Dt:
|
02/12/1987
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH PROGRAMMABLE SIGNAL INHIBITION AND INVERSION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1989
|
Application #:
|
07019697
|
Filing Dt:
|
02/27/1987
|
|
Title:
|
METHOD FOR FORMING PLANARIZED INTERCONNECT LEVEL USING SELECTIVE DEPOSITION AND ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1991
|
Application #:
|
07025435
|
Filing Dt:
|
03/13/1987
|
|
Title:
|
DOUBLE LEVEL CONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07025539
|
Filing Dt:
|
03/13/1987
|
|
Title:
|
PROCESS FOR THE FABRICATION OF A VERTICAL CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07027940
|
Filing Dt:
|
03/19/1987
|
|
Title:
|
FAST VOLTAGE REFERENCE STABILIZATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1989
|
Application #:
|
07036508
|
Filing Dt:
|
04/09/1987
|
|
Title:
|
AREA FEATURE SORTING MECHANISM FOR NEIGHBORHOOD-BASED PROXIMITY CORRECTION IN LITHOGRAPHY PROCESSING OF INTEGRATED CIRCUIT PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1988
|
Application #:
|
07042135
|
Filing Dt:
|
04/24/1987
|
|
Title:
|
USING A RAPID THERMAL PROCESS FOR MANUFACTURING A WAFER BONDED SOI SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1987
|
Application #:
|
07045526
|
Filing Dt:
|
05/04/1987
|
|
Title:
|
METHOD OF ENSURING ADHESION OF CHEMICALLY VAPOR DEPOSITED OXIDE TO GOLD INTEGRATED CIRCUIT INTERCONNECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1988
|
Application #:
|
07046691
|
Filing Dt:
|
05/07/1987
|
|
Title:
|
LARGE SIGNAL OUTPUT CURRENT ENHANCEMENT FOR A DIFFERENTIAL PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1987
|
Application #:
|
07048482
|
Filing Dt:
|
05/05/1987
|
|
Title:
|
STRUCTURE FOR HIGH BREAKDOWN PN DIODE WITH RELATIVELY HIGH SURFACE DOPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07049637
|
Filing Dt:
|
05/13/1987
|
|
Title:
|
BONDING TECHNIQUE TO JOIN TWO OR MORE SILICON WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
07051386
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
PERFORMING BINARY MULTIPLICATION USING MINIMAL PATH ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
07055356
|
Filing Dt:
|
05/29/1987
|
|
Title:
|
MULTIPLE LAYER, TUNGSTEN/TITANIUM/TITANIUM NITRIDE ADHESION/DIFFUSION BARRIER LAYER STRUCTURE FOR GOLD-BASE MICROCIRCUIT INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07057398
|
Filing Dt:
|
05/12/1987
|
|
Title:
|
SELF-ALIGNED CONTACT FOR MOS PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1988
|
Application #:
|
07062309
|
Filing Dt:
|
06/15/1987
|
|
Title:
|
SELF-ALIGNED CONTACTS FOR BIPOLAR PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07067838
|
Filing Dt:
|
06/29/1987
|
|
Title:
|
DIELECTRIC ISOLATION PROCESS USING DOUBLE WAFER BONDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07075641
|
Filing Dt:
|
07/20/1987
|
|
Title:
|
CONTROLLED SWITCHING CMOS OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/1990
|
Application #:
|
07084556
|
Filing Dt:
|
08/11/1987
|
|
Title:
|
TECHNIQUE FOR ELIMINATION OF POLYSILICON STRINGERS IN DIRECT MOAT FIELD OXIDE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07092975
|
Filing Dt:
|
09/02/1987
|
|
Title:
|
DOUBLE EPITAXIAL METHOD OF FABRICATING SEMICONDUCTOR DEVICES ON BONDED WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07103620
|
Filing Dt:
|
09/30/1987
|
|
Title:
|
CHIP CARRIER SOLDERING PALLET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1989
|
Application #:
|
07106071
|
Filing Dt:
|
10/07/1987
|
|
Title:
|
CELL BASED ALU WITH TREE STRUCTURED CARRY, INVERTING LOGIC AND BALANCED LOADING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07110775
|
Filing Dt:
|
10/21/1987
|
|
Title:
|
CONDUCTIVITY-MODULATED FET WITH IMPROVED PINCH OFF-RON PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07118251
|
Filing Dt:
|
11/09/1987
|
|
Title:
|
OPERATIONAL AMPLIFIER HAVING LOW DC CURRENT INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1991
|
Application #:
|
07124807
|
Filing Dt:
|
11/24/1987
|
|
Title:
|
CELL BASED ADDER WITH TREE STRUCTURED CARRY, INVERTING LOGIC AND BALANCED LOADING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07130521
|
Filing Dt:
|
12/09/1987
|
|
Title:
|
HIGH VOLTAGE IC BIPOLAR TRANSISTORS OPERABLE TO BVCBO AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1989
|
Application #:
|
07132186
|
Filing Dt:
|
12/14/1987
|
|
Title:
|
SPEED ENHANCEMENT FOR MULTIPLIERS USING MINIMAL PATH ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1989
|
Application #:
|
07143328
|
Filing Dt:
|
01/13/1988
|
|
Title:
|
METHOD OF PACKAGING A NON-CONTACT I/O SIGNAL TRANSMISSION INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1990
|
Application #:
|
07151184
|
Filing Dt:
|
02/01/1988
|
|
Title:
|
ION IMPLANTED JFET WITH SELF-ALIGNED SOURCE AND DRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07164342
|
Filing Dt:
|
03/04/1988
|
|
Title:
|
ISOLATED GATE MESFET AND METHOD OF MAKING AND TRIMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/1990
|
Application #:
|
07181718
|
Filing Dt:
|
04/14/1988
|
|
Title:
|
SELF-PLANARIZED GOLD INTERCONNECT LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07187268
|
Filing Dt:
|
04/28/1988
|
|
Title:
|
METHOD OF ETCHING SILICON BY ENHANCING SILICON ETCHING CAPABILITY OF ALKALLI HYDROXIDE THROUGH THE ADDITION OF POSITIVE VALENCE IMPURITY IONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07195265
|
Filing Dt:
|
05/18/1988
|
|
Title:
|
METHOD AND APPARATUS FOR COMPUTING SQUARE ROOTS OF BINARY NUMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/1990
|
Application #:
|
07195273
|
Filing Dt:
|
05/18/1988
|
|
Title:
|
INTEGRATED CIRCUITS INCLUDING PHOTO-OPTICAL DEVICES AND PRESSURE TRANSDUCERS AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07213823
|
Filing Dt:
|
06/30/1988
|
|
Title:
|
CURRENT COMPENSATED PRECHARGED BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07224320
|
Filing Dt:
|
07/26/1988
|
|
Title:
|
TECHNIQUE FOR FORMING PLANARIZED GATE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07224636
|
Filing Dt:
|
07/27/1988
|
|
Title:
|
COMPENSATED CURRENT SENSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/1990
|
Application #:
|
07235543
|
Filing Dt:
|
08/24/1988
|
|
Title:
|
TRENCH GATE VCMOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/1990
|
Application #:
|
07253437
|
Filing Dt:
|
10/05/1988
|
|
Title:
|
HIGH BREAKDOWN ACTIVE DEVICE STRUCTURE WITH LOW SERIES RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07257015
|
Filing Dt:
|
10/13/1988
|
|
Title:
|
FAST LEVEL TRANSLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1989
|
Application #:
|
07263189
|
Filing Dt:
|
10/27/1988
|
|
Title:
|
HIGH ACCURACY CURRENT SOURCE AND HIGH ACCURACY TRANSCONDUCTANCE STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/1990
|
Application #:
|
07266756
|
Filing Dt:
|
11/03/1988
|
|
Title:
|
METHOD FOR FORMING COMPLEMENTARY PATTERNS IN A SEMICONDUCTOR MATERIAL WHILE USING A SINGLE MASKING STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/1990
|
Application #:
|
07266812
|
Filing Dt:
|
11/03/1988
|
|
Title:
|
FAST IMAGE PROCESSING ACCELERATOR FOR REAL TIME IMAGE PROCESSING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1990
|
Application #:
|
07271656
|
Filing Dt:
|
11/16/1988
|
|
Title:
|
TRANSIMPEDANCE FOCAL PLANE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1989
|
Application #:
|
07272908
|
Filing Dt:
|
11/18/1988
|
|
Title:
|
HIGH ACCURACY, HIGH IMPEDANCE DIFFERENTIAL TO SINGLE-ENDED CURRENT CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1991
|
Application #:
|
07274176
|
Filing Dt:
|
11/21/1988
|
|
Title:
|
DIELECTRIC ISOLATION FOR SOI ISLAND SIDE WALL FOR REDUCING LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1990
|
Application #:
|
07281546
|
Filing Dt:
|
12/08/1988
|
|
Title:
|
METHOD OF FABRICATION OF ISOLATED ISLANDS FOR COMPLEMENTARY BIPOLAR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/1990
|
Application #:
|
07282064
|
Filing Dt:
|
12/09/1988
|
|
Title:
|
METHOD OF FABRICATING BACK DIFFUSED BONDED OXIDE SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1990
|
Application #:
|
07289747
|
Filing Dt:
|
12/27/1988
|
|
Title:
|
HIGH SPEED LOW INPUT CURRENT VOLTAGE FOLLOWER STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1989
|
Application #:
|
07289748
|
Filing Dt:
|
12/27/1988
|
|
Title:
|
MEMORY WITH CACHE REGISTER INTERFACE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/1989
|
Application #:
|
07296855
|
Filing Dt:
|
01/13/1989
|
|
Title:
|
DIELECTRIC FOR LASER TRIMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07298148
|
Filing Dt:
|
01/18/1989
|
|
Title:
|
METHOD OF MAKING SILICON-ON-INSULATOR ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07301073
|
Filing Dt:
|
01/24/1989
|
|
Title:
|
METHOD OF MAKING CMOS WITH SHALLOW SOURCE AND DRAIN JUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/1989
|
Application #:
|
07301835
|
Filing Dt:
|
01/26/1989
|
|
Title:
|
LOW TOP GATE RESISTANCE JFET STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07301926
|
Filing Dt:
|
01/26/1989
|
|
Title:
|
VOLTAGE LIMITER APPARATUS WITH INHERENT LEVEL SHIFTING EMPLOYING MOSFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/1990
|
Application #:
|
07302386
|
Filing Dt:
|
02/27/1989
|
|
Title:
|
HIGH VOLTAGE MOS STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1991
|
Application #:
|
07306356
|
Filing Dt:
|
02/06/1989
|
|
Title:
|
METHOD OF EDGE DOPING SOI ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1990
|
Application #:
|
07307944
|
Filing Dt:
|
02/09/1989
|
|
Title:
|
PHOTOCURRENT COMPENSATION USING ACTIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/1990
|
Application #:
|
07311812
|
Filing Dt:
|
02/17/1989
|
|
Title:
|
IC WHICH ELIMINATES SUPPORT BIAS INFLUENCE ON DIELECTRICALLY ISOLATED COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/1990
|
Application #:
|
07313435
|
Filing Dt:
|
02/22/1989
|
|
Title:
|
VOLTAGE REGULATOR HAVING STAGGERED POLE-ZERO COMPENSATION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07334148
|
Filing Dt:
|
04/06/1989
|
|
Title:
|
VERTICAL CONTACT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1991
|
Application #:
|
07336632
|
Filing Dt:
|
04/10/1989
|
|
Title:
|
FORTH SPECIFIC LANGUAGE MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/1991
|
Application #:
|
07340705
|
Filing Dt:
|
04/20/1989
|
|
Title:
|
BACK-SAMPLING CHARGE REDISTRIBUTION ANALOG TO DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07347574
|
Filing Dt:
|
05/05/1989
|
|
Title:
|
PROGRAMMABLE DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1991
|
Application #:
|
07356084
|
Filing Dt:
|
05/24/1989
|
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER AND METHOD OF USE VITILIZIN CHARGE REDISTREBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/1991
|
Application #:
|
07356086
|
Filing Dt:
|
05/24/1989
|
|
Title:
|
SEMICONDUCTOR TRANSMISSION GATE WITH CAPACITANCE COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/1990
|
Application #:
|
07356311
|
Filing Dt:
|
05/24/1989
|
|
Title:
|
UNITY-GAIN CMOS/SOS ZERO-OFFSET BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/1990
|
Application #:
|
07357898
|
Filing Dt:
|
05/26/1989
|
|
Title:
|
THIN FILM RESISTORS AND METHOD OF TRIMMING
|
|
