Total properties:
138
Page
2
of
2
Pages:
1 2 |
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14132229
|
Filing Dt:
|
12/18/2013
|
|
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT IN SOLID STATE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14136476
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
METHOD AND SWITCH FOR TRANSFERRING TRANSACTIONS BETWEEN SWITCH DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14144857
|
Filing Dt:
|
12/31/2013
|
|
Title:
|
METHOD AND SYSTEM FOR DECODING ENCODED DATA STORED IN A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
14157000
|
Filing Dt:
|
01/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
|
Title:
|
COMPENSATION FACTOR REDUCTION IN AN UNROLLED DECISION FEEDBACK EQUALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14160375
|
Filing Dt:
|
01/21/2014
|
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR WITH COMMON MODE ADJUSTMENT START-UP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14186786
|
Filing Dt:
|
02/21/2014
|
|
Title:
|
FORWARD ERROR CORRECTION DECODER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14284110
|
Filing Dt:
|
05/21/2014
|
|
Title:
|
SYSTEM AND METHOD TO ACHIEVE DATAPATH LATENCY SYMMETRY THROUGH AN OTN WRAPPER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14289608
|
Filing Dt:
|
05/28/2014
|
|
Title:
|
RAID ENABLED NVME DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14296412
|
Filing Dt:
|
06/04/2014
|
|
Title:
|
APPARATUS AND METHODS FOR VARIABLE PEAKING AND LOW PASS FILTERING EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14322556
|
Filing Dt:
|
07/02/2014
|
|
Title:
|
METHOD AND CONTROLLER FOR REQUESTING QUEUE ARBITRATION AND COALESCING MEMORY ACCESS COMMANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14323856
|
Filing Dt:
|
07/03/2014
|
|
Title:
|
MEASURING IMPAIRMENTS OF DIGITIZED SIGNALS IN DATA AND TIMING RECOVERY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14325172
|
Filing Dt:
|
07/07/2014
|
|
Title:
|
HIGH SPEED LDPC DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14456996
|
Filing Dt:
|
08/11/2014
|
|
Title:
|
SYSTEM AND METHOD FOR AUTOMATED TEST SCRIPT GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14493157
|
Filing Dt:
|
09/22/2014
|
|
Title:
|
METHOD OF REDUCING CURRENT LEAKAGE IN A PRODUCT VARIANT OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14510005
|
Filing Dt:
|
10/08/2014
|
|
Title:
|
CIRCUIT AND METHOD FOR REAL-TIME MONITORING OF PROCESS, TEMPERATURE, AND VOLTAGE VARIATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14525967
|
Filing Dt:
|
10/28/2014
|
|
Title:
|
METHOD AND SYSTEM FOR VOLTAGE BALANCING OF MULTIPLE RECHARGEABLE ENERGY STORAGE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14581525
|
Filing Dt:
|
12/23/2014
|
|
Title:
|
DUTY-CYCLE DISTORTION SELF-CORRECTING DELAY LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14606579
|
Filing Dt:
|
01/27/2015
|
|
Title:
|
SYSTEM AND METHOD FOR BOOST FLOOR MITIGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
14613805
|
Filing Dt:
|
02/04/2015
|
|
Title:
|
METHOD AND SYSTEM FOR FORWARD ERROR CORRECTION DECODING BASED ON A REVISED ERROR CHANNEL ESTIMATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14617505
|
Filing Dt:
|
02/09/2015
|
|
Title:
|
APPARATUS AND METHOD FOR MEASUREMENT OF PROPAGATION TIME OF A DATA STREAM IN A TRANSPORT NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14618583
|
Filing Dt:
|
02/10/2015
|
|
Title:
|
FORWARD ERROR CORRECTION DECODER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
14642072
|
Filing Dt:
|
03/09/2015
|
|
Title:
|
ERROR CORRECTION CODE DECODER WITH STOCHASTIC FLOOR MITIGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14668195
|
Filing Dt:
|
03/25/2015
|
|
Title:
|
DIGITAL CORRECTION OF SPURIOUS TONES CAUSED BY A PHASE DETECTOR OF A HYBRID ANALOG-DIGITAL DELTA-SIGMA MODULATOR BASED FRACTIONAL-N PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14688696
|
Filing Dt:
|
04/16/2015
|
|
Title:
|
SHINGLED MAGNETIC RECORD HARD DISK DRIVE AND METHOD FOR CREATING A LOGICAL DISK FROM PHYSICAL TRACKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14691011
|
Filing Dt:
|
04/20/2015
|
|
Title:
|
MEMORY ALLOCATION FOR RAID SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14697265
|
Filing Dt:
|
04/27/2015
|
|
Title:
|
DISTRIBUTED ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14702508
|
Filing Dt:
|
05/01/2015
|
|
Title:
|
METHOD FOR REDUCING JITTER IN RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14727996
|
Filing Dt:
|
06/02/2015
|
|
Title:
|
TRANSMITTER DATA PATH SINGLE-ENDED DUTY CYCLE CORRECTION FOR EMI REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14739919
|
Filing Dt:
|
06/15/2015
|
|
Title:
|
ON-CHIP BATHTUB BER MEASUREMENT FOR HIGH-SPEED SERDES DIAGNOSTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14744756
|
Filing Dt:
|
06/19/2015
|
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR WITH COMMON MODE ADJUSTMENT START-UP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14755234
|
Filing Dt:
|
06/30/2015
|
|
Title:
|
MEASURING IMPAIRMENTS OF DIGITIZED SIGNALS IN DATA AND TIMING RECOVERY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14830963
|
Filing Dt:
|
08/20/2015
|
|
Title:
|
APPARATUS AND METHOD FOR MODULATING A LASER BEAM AND SENSING THE OPTICAL POWER THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14831505
|
Filing Dt:
|
08/20/2015
|
|
Title:
|
METHOD AND SYSTEM FOR FUNCTIONAL VERIFICATION AND POWER ANALYSIS OF CLOCK-GATED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14859158
|
Filing Dt:
|
09/18/2015
|
|
Title:
|
METHOD AND SYSTEM FOR PARTITIONING A VERIFICATION TESTBENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14989276
|
Filing Dt:
|
01/06/2016
|
|
Title:
|
METHOD AND APPARATUS FOR DRIVING A LASER DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14990148
|
Filing Dt:
|
01/07/2016
|
|
Title:
|
METHOD FOR MANUFACTURING OPTICAL ENGINE PACKAGES AND APPARATUS FROM WHICH OPTICAL ENGINE PACKAGES ARE MANUFACTURED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14991323
|
Filing Dt:
|
01/08/2016
|
|
Title:
|
FORWARD ERROR CORRECTION DECODER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15002780
|
Filing Dt:
|
01/21/2016
|
|
Title:
|
SYSTEM AND METHOD FOR TRANSMITTING ANCILLARY DATA
|
|
