Total properties:
1087
Page
10
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14151811
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
PRESSURE SENSOR DEVICE WITH GEL RETAINER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14151828
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
CIRCUIT SUBSTRATE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
14155309
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
METHOD OF ASSEMBLING SEMICONDUCTOR DEVICE INCLUDING INSULATING SUBSTRATE AND HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14161706
|
Filing Dt:
|
01/23/2014
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH COMBINED POWER AND GROUND RING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14161927
|
Filing Dt:
|
01/23/2014
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
FUSE CIRCUIT WITH TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14170067
|
Filing Dt:
|
01/31/2014
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
ENCAPSULANT FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14170070
|
Filing Dt:
|
01/31/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
CLOCK DOUBLING CIRCUIT AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14170653
|
Filing Dt:
|
02/03/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
METHOD OF LIMITING CAPILLARY ACTION OF GEL MATERIAL DURING ASSEMBLY OF PRESSURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14172479
|
Filing Dt:
|
02/04/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
SHIELDING MEMS STRUCTURES DURING WAFER DICING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14178244
|
Filing Dt:
|
02/11/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
MULTIPLE HELIX SUBSTRATE AND THREE-DIMENSIONAL PACKAGE WITH SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14178294
|
Filing Dt:
|
02/12/2014
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
SUBSTRATE WITH CORNER CUT-OUTS AND SEMICONDUCTOR DEVICE ASSEMBLED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14180322
|
Filing Dt:
|
02/13/2014
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
Level Shifter With Improved Operation
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14182736
|
Filing Dt:
|
02/18/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHOD FOR SHIELDING MEMS STRUCTURES DURING FRONT SIDE WAFER DICING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14184672
|
Filing Dt:
|
02/19/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
POWER BAR DESIGN FOR LEAD FRAME-BASED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14187450
|
Filing Dt:
|
02/24/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
Dual-Voltage Detector Having Disable Outputs Within Separate Voltage Domain and Related Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14188461
|
Filing Dt:
|
02/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH SINGLE-EVENT LATCH-UP PREVENTION CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14190595
|
Filing Dt:
|
02/26/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
HIGH-SPEED ADDRESS FAULT DETECTION USING SPLIT ADDRESS ROM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14191448
|
Filing Dt:
|
02/27/2014
|
Title:
|
EMBEDDED DIE BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14193189
|
Filing Dt:
|
02/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
SYSTEM AND METHOD FOR FSK DEMODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14193866
|
Filing Dt:
|
02/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
STRESS MIGRATION MITIGATION UTILIZING INDUCED STRESS EFFECTS IN METAL TRACE OF INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14193921
|
Filing Dt:
|
02/28/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MANAGING MULTIPLE POWER DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14195299
|
Filing Dt:
|
03/03/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
METHOD OF MAKING A LOGIC TRANSISTOR AND NON-VOLATILE MEMORY (NVM) CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14196557
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH THERMAL VIA AND METHOD FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14197962
|
Filing Dt:
|
03/05/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
MICROELECTRONIC PACKAGES HAVING STACKED ACCELEROMETER AND MAGNETOMETER DIE AND METHODS FOR THE PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
14199980
|
Filing Dt:
|
03/06/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
METHODS FOR FORMING BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14205323
|
Filing Dt:
|
03/11/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH LEAD MOUNTED POWER BAR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14210057
|
Filing Dt:
|
03/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
MICROELECTRONIC PACKAGES HAVING MOLD-EMBEDDED TRACES AND METHODS FOR THE PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14215680
|
Filing Dt:
|
03/17/2014
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
LEAD FRAME ARRAY PACKAGE WITH FLIP CHIP DIE ATTACH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14216690
|
Filing Dt:
|
03/17/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
LEADFRAME-BASED SYSTEM-IN-PACKAGES HAVING SIDEWALL-MOUNTED SURFACE MOUNT DEVICES AND METHODS FOR THE PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
14219011
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
PRESSURE SENSOR AND METHOD OF PACKAGING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14219094
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
METHOD FOR PLATING A SEMICONDUCTOR PACKAGE LEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14220118
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
LEAD FRAME WITH MOLD LOCK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14220121
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
PRESSURE SENSOR DEVICE WITH THROUGH SILICON VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14223805
|
Filing Dt:
|
03/24/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
WAFER LEVEL PACKAGES AND METHODS FOR PRODUCING WAFER LEVEL PACKAGES HAVING DELAMINATION-RESISTANT REDISTRIBUTION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14226555
|
Filing Dt:
|
03/26/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
TIMING CLOSURE USING TRANSISTOR SIZING IN STANDARD CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14228682
|
Filing Dt:
|
03/28/2014
|
Title:
|
METHOD FOR FORMING A SPLIT-GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14229270
|
Filing Dt:
|
03/28/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
SYSTEM AND METHOD FOR BREAKDOWN PROTECTION FOR SWITCHING OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14230273
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
MICROELECTRONIC PACKAGES HAVING AXIALLY-PARTITIONED HERMETIC CAVITIES AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14230274
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
STRUCTURE FOR ALUMINUM PAD METAL UNDER BALL BOND
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14230710
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
COMPARATOR FOR SYNCHRONOUS RECTIFICATION AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14230734
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
COMPARATOR FOR SYNCHRONOUS RECTIFICATION AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14230875
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
METHOD OF MAKING A DIE WITH RECESSED ALUMINUM DIE PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14231849
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT ELECTRICAL PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14246544
|
Filing Dt:
|
04/07/2014
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
Routing Standard Cell-Based Integrated Circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14255265
|
Filing Dt:
|
04/17/2014
|
Title:
|
SYNCHRONIZATION AND FREQUENCY CORRECTION FOR A RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14255957
|
Filing Dt:
|
04/18/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
MULTI-USE SUBSTRATE FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14257553
|
Filing Dt:
|
04/21/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
SENSOR PACKAGE HAVING STACKED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14258024
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
SEMICONDUCTOR SENSOR WITH GEL FILLED CAVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14262381
|
Filing Dt:
|
04/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
STRUCTURES FOR REDUCING CORROSION IN WIRE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14262417
|
Filing Dt:
|
04/25/2014
|
Title:
|
BOND PAD AND PASSIVATION LAYER HAVING A GAP AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14264473
|
Filing Dt:
|
04/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A TEST CONTROLLER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14265847
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
CONFIGURABLE PERIPHERAL COMPONENENT INTERCONNECT EXPRESS (PCIe) CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14266193
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DATA CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14267378
|
Filing Dt:
|
05/01/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
ALUMINUM CLAD COPPER STRUCTURE OF AN ELECTRONIC COMPONENT PACKAGE AND A METHOD OF MAKING AN ELECTRONIC COMPONENT PACKAGE WITH AN ALUMINUM CLAD COPPER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14268420
|
Filing Dt:
|
05/02/2014
|
Title:
|
ENCAPSULANT FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14271469
|
Filing Dt:
|
05/07/2014
|
Title:
|
PRE-FORMED VIA ARRAY FOR INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14277061
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
NON-LEADED TYPE SEMICONDUCTOR PACKAGE AND METHOD OF ASSEMBLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14277343
|
Filing Dt:
|
05/14/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
WAFER LEVEL PACAKGES HAVING NON-WETTABLE SOLDER COLLARS AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14277801
|
Filing Dt:
|
05/15/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH STRESS RELIEF AND HEAT SPREADER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14280056
|
Filing Dt:
|
05/16/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
TIMING VERIFICATION OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14284950
|
Filing Dt:
|
05/22/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH VIAS ON A BRIDGE CONNECTING TWO BUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14287141
|
Filing Dt:
|
05/26/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICES THAT INCLUDE A DIE BONDED TO A SUBSTRATE WITH A GOLD INTERFACE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14287142
|
Filing Dt:
|
05/26/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
METHODS FOR BONDING A DIE AND A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14287574
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
CONVERTER UNIT FOR AN M-ORDER DIGITAL MODULATION AND A METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14288268
|
Filing Dt:
|
05/27/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
INDUCTIVE ELEMENT WITH INTERRUPTER REGION AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14288525
|
Filing Dt:
|
05/28/2014
|
Title:
|
PROCESSOR UNIT FOR DETERMINING A QUALITY INDICATOR OF A COMMUNICATION CHANNEL AND A METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14288531
|
Filing Dt:
|
05/28/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
APPARATUS FOR AND A METHOD OF MAKING A HIERARCHICAL INTEGRATED CIRCUIT DESIGN OF AN INTEGRATED CIRCUIT DESIGN, A COMPUTER PROGRAM PRODUCT AND A NON-TRANSITORY TANGIBLE COMPUTER READABLE STORAGE MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14291547
|
Filing Dt:
|
05/30/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
MICROELECTRONIC PACKAGES HAVING SIDEWALL-DEPOSITED HEAT SPREADER STRUCTURES AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14292886
|
Filing Dt:
|
05/31/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
APPARATUS AND METHOD FOR PLACING STRESSORS ON INTERCONNECTS WITHIN AN INTEGRATED CIRCUIT DEVICE TO MANAGE ELECTROMIGRATION FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
14292938
|
Filing Dt:
|
06/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
STIFFENED SEMICONDUCTOR DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14294218
|
Filing Dt:
|
06/03/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
ELECTRONIC SYSTEMS AND METHODS FOR INTEGRATED, AUTOMATIC, MEDIUM-QUALITY AUDIO
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14296835
|
Filing Dt:
|
06/05/2014
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
INTEGRATED ELECTRONIC PACKAGE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14306254
|
Filing Dt:
|
06/17/2014
|
Title:
|
INSULATED WIRE BONDING WITH EFO BEFORE SECOND BOND
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14306692
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
TECHIQUES FOR TIME-DOMAIN FRAME SYNCHRONIZATION OF PACKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14310992
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
SYSTEM-IN-PACKAGES HAVING VERTICALLY-INTERCONNECTED LEADED COMPONENTS AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14313192
|
Filing Dt:
|
06/24/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING ADDRESS-SWAP FAULTS IN MULTIPORT MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14315766
|
Filing Dt:
|
06/26/2014
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE WITH VOLTAGE DISTRIBUTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14321261
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
WAFER LEVEL PACKAGING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14321823
|
Filing Dt:
|
07/02/2014
|
Title:
|
INTEGRATED CIRCUIT WITH RECESS FOR DIE ATTACHMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14321826
|
Filing Dt:
|
07/02/2014
|
Title:
|
SEMICONDUCTOR DEVICE WITH DIE ATTACHED HEAT SPREADER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14328713
|
Filing Dt:
|
07/11/2014
|
Title:
|
SEMICONDUCTOR DEVICE WITH TWISTED LEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14331724
|
Filing Dt:
|
07/15/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
POWER TRANSISTOR WITH HEAT DISSIPATION AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14331904
|
Filing Dt:
|
07/15/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH EMBEDDED HEAT SPREADING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14334652
|
Filing Dt:
|
07/17/2014
|
Title:
|
METHOD OF FORMING PILLAR BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14334655
|
Filing Dt:
|
07/17/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
FLEXIBLE PACKAGED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14334657
|
Filing Dt:
|
07/17/2014
|
Title:
|
METHOD AND APPARATUS FOR ABUTTING P-CELL LAYOUT BASED ON POSITION AND ORIENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14337225
|
Filing Dt:
|
07/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
PACKAGE-IN-PACKAGE SEMICONDUCTOR SENSOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14337244
|
Filing Dt:
|
07/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
SYSTEM AND METHOD FOR CLOCKING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14338317
|
Filing Dt:
|
07/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
SYNTHESIS OF COMPLEX CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14339049
|
Filing Dt:
|
07/23/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
Address Fault Detection Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14341286
|
Filing Dt:
|
07/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TEST CIRCUITRY FOR INSULATED-GATE BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14380384
|
Filing Dt:
|
08/22/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING INTEGRATED CIRCUIT LAYOUT VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14398901
|
Filing Dt:
|
11/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
SIMULATION SYSTEM AND METHOD FOR TESTING A SIMULATION OF A DEVICE AGAINST ONE OR MORE VIOLATION RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14448186
|
Filing Dt:
|
07/31/2014
|
Title:
|
METHODS FOR REMOVING ADHESIVE LAYERS FROM SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14452736
|
Filing Dt:
|
08/06/2014
|
Title:
|
DUAL HIGH-K OXIDES WITH SIGE CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14453902
|
Filing Dt:
|
08/07/2014
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14459331
|
Filing Dt:
|
08/14/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE WITH CAP ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14459337
|
Filing Dt:
|
08/14/2014
|
Title:
|
COMMON PIN FOR MULTI-DIE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14462565
|
Filing Dt:
|
08/19/2014
|
Title:
|
LEAD FRAME BASED SEMICONDUCTOR DEVICE WITH ROUTING SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14462567
|
Filing Dt:
|
08/19/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH HEAT SPREADER
|
|