USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	044209/0047			Pages:	69
		Recorded:	09/21/2017
Attorney Dkt #:	FSL NXP CORRECTIVE ASSGN
Conveyance:	CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME.

Total properties: 1087
Page 4 of 11
Pages: 1 2 3 4 5 6 7 8 9 10 11

Patent #:	8131951	Issue Dt:	03/06/2012	Application #:	12130570	Filing Dt:	05/30/2008
Publication #:	US20090300294	Pub Dt:	12/03/2009
Title:	UTILIZATION OF A STORE BUFFER FOR ERROR RECOVERY ON A STORE ALLOCATION CACHE MISS

Patent #:	8274146	Issue Dt:	09/25/2012	Application #:	12130579	Filing Dt:	05/30/2008
Publication #:	US20090294970	Pub Dt:	12/03/2009
Title:	HIGH FREQUENCY INTERCONNECT PAD STRUCTURE

Patent #:	7817466	Issue Dt:	10/19/2010	Application #:	12130918	Filing Dt:	05/30/2008
Publication #:	US20090086535	Pub Dt:	04/02/2009
Title:	SEMICONDUCTOR ARRAY INCLUDING A MATRIX OF CELLS AND A METHOD OF MAKING A SEMICONDUCTOR ARRAY HAVING A MATRIX OF CELLS

Patent #:	8009397	Issue Dt:	08/30/2011	Application #:	12139106	Filing Dt:	06/13/2008
Publication #:	US20090310266	Pub Dt:	12/17/2009
Title:	METHOD AND CIRCUIT FOR EFUSE PROTECTION

Patent #:	7927955	Issue Dt:	04/19/2011	Application #:	12142115	Filing Dt:	06/19/2008
Publication #:	US20090315145	Pub Dt:	12/24/2009
Title:	ADJUSTABLE BIPOLAR TRANSISTORS FORMED USING A CMOS PROCESS

Patent #:	7701785	Issue Dt:	04/20/2010	Application #:	12144332	Filing Dt:	06/23/2008
Publication #:	US20090316509	Pub Dt:	12/24/2009
Title:	MEMORY WITH HIGH SPEED SENSING

Patent #:	7816221	Issue Dt:	10/19/2010	Application #:	12147230	Filing Dt:	06/26/2008
Publication #:	US20090321788	Pub Dt:	12/31/2009
Title:	DIELECTRIC LEDGE FOR HIGH FREQUENCY DEVICES

Patent #:	7803685	Issue Dt:	09/28/2010	Application #:	12147236	Filing Dt:	06/26/2008
Publication #:	US20090321879	Pub Dt:	12/31/2009
Title:	SILICIDED BASE STRUCTURE FOR HIGH FREQUENCY TRANSISTORS

Patent #:	8030763	Issue Dt:	10/04/2011	Application #:	12147313	Filing Dt:	06/26/2008
Publication #:	US20090322430	Pub Dt:	12/31/2009
Title:	SEMICONDUCTOR PACKAGE WITH REDUCED INDUCTIVE COUPLING BETWEEN ADJACENT BONDWIRE ARRAYS

Patent #:	8074195	Issue Dt:	12/06/2011	Application #:	12163633	Filing Dt:	06/27/2008
Publication #:	US20090327980	Pub Dt:	12/31/2009
Title:	SYSTEM AND METHOD FOR EVALUATING A DYNAMIC POWER CONSUMPTION OF A BLOCK

Patent #:	8171384	Issue Dt:	05/01/2012	Application #:	12163638	Filing Dt:	06/27/2008
Publication #:	US20090327834	Pub Dt:	12/31/2009
Title:	DEVICE HAVING TURBO DECODING CAPABILITIES AND A METHOD FOR TURBO DECODING

Patent #:	8572147	Issue Dt:	10/29/2013	Application #:	12164444	Filing Dt:	06/30/2008
Publication #:	US20090327332	Pub Dt:	12/31/2009
Title:	METHOD FOR IMPLEMENTING A BIT-REVERSED INCREMENT IN A DATA PROCESSING SYSTEM

Patent #:	7688100	Issue Dt:	03/30/2010	Application #:	12164622	Filing Dt:	06/30/2008
Publication #:	US20090322367	Pub Dt:	12/31/2009
Title:	INTEGRATED CIRCUIT AND A METHOD FOR MEASURING A QUIESCENT CURRENT OF A MODULE

Patent #:	7852692	Issue Dt:	12/14/2010	Application #:	12164755	Filing Dt:	06/30/2008
Publication #:	US20090323446	Pub Dt:	12/31/2009
Title:	MEMORY OPERATION TESTING

Patent #:	8042071	Issue Dt:	10/18/2011	Application #:	12164760	Filing Dt:	06/30/2008
Publication #:	US20090322411	Pub Dt:	12/31/2009
Title:	CIRCUIT AND METHOD FOR AVOIDING SOFT ERRORS IN STORAGE DEVICES

Patent #:	8507187	Issue Dt:	08/13/2013	Application #:	12169888	Filing Dt:	07/09/2008
Publication #:	US20100009131	Pub Dt:	01/14/2010
Title:	MULTI-EXPOSURE LITHOGRAPHY EMPLOYING A SINGLE ANTI-REFLECTIVE COATING LAYER

Patent #:	7981730	Issue Dt:	07/19/2011	Application #:	12169964	Filing Dt:	07/09/2008
Publication #:	US20100006988	Pub Dt:	01/14/2010
Title:	INTEGRATED CONFORMAL SHIELDING METHOD AND PROCESS USING REDISTRIBUTED CHIP PACKAGING

Patent #:	7867839	Issue Dt:	01/11/2011	Application #:	12176634	Filing Dt:	07/21/2008
Publication #:	US20100013021	Pub Dt:	01/21/2010
Title:	METHOD TO REDUCE THRESHOLD VOLTAGE (VT) IN SILICON GERMANIUM (SIGE), HIGH-K DIELECTRIC-METAL GATE, P-TYPE METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS

Patent #:	7879666	Issue Dt:	02/01/2011	Application #:	12177986	Filing Dt:	07/23/2008
Publication #:	US20100019328	Pub Dt:	01/28/2010
Title:	SEMICONDUCTOR RESISTOR FORMED IN METAL GATE STACK

Patent #:	7723823	Issue Dt:	05/25/2010	Application #:	12178800	Filing Dt:	07/24/2008
Publication #:	US20100019341	Pub Dt:	01/28/2010
Title:	BURIED ASYMMETRIC JUNCTION ESD PROTECTION DEVICE

Patent #:	8024620	Issue Dt:	09/20/2011	Application #:	12179629	Filing Dt:	07/25/2008
Publication #:	US20100023811	Pub Dt:	01/28/2010
Title:	DYNAMIC ADDRESS-TYPE SELECTION CONTROL IN A DATA PROCESSING SYSTEM

Patent #:	7958401	Issue Dt:	06/07/2011	Application #:	12179631	Filing Dt:	07/25/2008
Publication #:	US20100023812	Pub Dt:	01/28/2010
Title:	DEBUG TRACE MESSAGING WITH ONE OR MORE CHARACTERISTIC INDICATORS

Patent #:	8402258	Issue Dt:	03/19/2013	Application #:	12179632	Filing Dt:	07/25/2008
Publication #:	US20100023735	Pub Dt:	01/28/2010
Title:	DEBUG MESSAGE GENERATION USING A SELECTED ADDRESS TYPE

Patent #:	8332620	Issue Dt:	12/11/2012	Application #:	12179791	Filing Dt:	07/25/2008
Publication #:	US20100023734	Pub Dt:	01/28/2010
Title:	SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR EXECUTING A HIGH LEVEL PROGRAMMING LANGUAGE CONDITIONAL STATEMENT

Patent #:	8111945	Issue Dt:	02/07/2012	Application #:	12179792	Filing Dt:	07/25/2008
Publication #:	US20100021081	Pub Dt:	01/28/2010
Title:	SYSTEM AND METHOD FOR PROVIDING A BLENDED PICTURE

Patent #:	7839207	Issue Dt:	11/23/2010	Application #:	12179828	Filing Dt:	07/25/2008
Publication #:	US20100019836	Pub Dt:	01/28/2010
Title:	INTEGRATED CIRCUIT AND A METHOD FOR RECOVERING FROM A LOW-POWER PERIOD

Patent #:	8070357	Issue Dt:	12/06/2011	Application #:	12179839	Filing Dt:	07/25/2008
Publication #:	US20100020847	Pub Dt:	01/28/2010
Title:	DEVICE AND METHOD FOR EVALUATING A TEMPERATURE

Patent #:	8094769	Issue Dt:	01/10/2012	Application #:	12180166	Filing Dt:	07/25/2008
Publication #:	US20100020910	Pub Dt:	01/28/2010
Title:	PHASE-LOCKED LOOP SYSTEM WITH A PHASE-ERROR SPREADING CIRCUIT

Patent #:	8041899	Issue Dt:	10/18/2011	Application #:	12181701	Filing Dt:	07/29/2008
Publication #:	US20100030974	Pub Dt:	02/04/2010
Title:	SYSTEM AND METHOD FOR FETCHING INFORMATION TO A CACHE MODULE USING A WRITE BACK ALLOCATE ALGORITHM

Patent #:	7902022	Issue Dt:	03/08/2011	Application #:	12181766	Filing Dt:	07/29/2008
Publication #:	US20100029052	Pub Dt:	02/04/2010
Title:	SELF-ALIGNED IN-LAID SPLIT GATE MEMORY AND METHOD OF MAKING

Patent #:	8105925	Issue Dt:	01/31/2012	Application #:	12182349	Filing Dt:	07/30/2008
Publication #:	US20100025729	Pub Dt:	02/04/2010
Title:	METHOD FOR FORMING AN INSULATED GATE FIELD EFFECT DEVICE

Patent #:	8062953	Issue Dt:	11/22/2011	Application #:	12182421	Filing Dt:	07/30/2008
Publication #:	US20100025805	Pub Dt:	02/04/2010
Title:	SEMICONDUCTOR DEVICES WITH EXTENDED ACTIVE REGIONS

Patent #:	7764091	Issue Dt:	07/27/2010	Application #:	12183550	Filing Dt:	07/31/2008
Publication #:	US20100026349	Pub Dt:	02/04/2010
Title:	SQUARE TO PSEUDO-SINUSOIDAL CLOCK CONVERSION CIRCUIT AND METHOD

Patent #:	7961063	Issue Dt:	06/14/2011	Application #:	12183755	Filing Dt:	07/31/2008
Publication #:	US20100026411	Pub Dt:	02/04/2010
Title:	BALUN SIGNAL TRANSFORMER AND METHOD OF FORMING

Patent #:	8264896	Issue Dt:	09/11/2012	Application #:	12183767	Filing Dt:	07/31/2008
Publication #:	US20100027360	Pub Dt:	02/04/2010
Title:	INTEGRATED CIRCUIT HAVING AN ARRAY SUPPLY VOLTAGE CONTROL CIRCUIT

Patent #:	8236609	Issue Dt:	08/07/2012	Application #:	12184377	Filing Dt:	08/01/2008
Publication #:	US20100029045	Pub Dt:	02/04/2010
Title:	PACKAGING AN INTEGRATED CIRCUIT DIE WITH BACKSIDE METALLIZATION

Patent #:	7883829	Issue Dt:	02/08/2011	Application #:	12184438	Filing Dt:	08/01/2008
Publication #:	US20100028801	Pub Dt:	02/04/2010
Title:	LITHOGRAPHY FOR PITCH REDUCTION

Patent #:	8295474	Issue Dt:	10/23/2012	Application #:	12188819	Filing Dt:	08/08/2008
Publication #:	US20100034373	Pub Dt:	02/11/2010
Title:	ECHO CANCELLER WITH HEAVY DOUBLE-TALK ESTIMATION

Patent #:	8060724	Issue Dt:	11/15/2011	Application #:	12192513	Filing Dt:	08/15/2008
Publication #:	US20100042808	Pub Dt:	02/18/2010
Title:	PROVISION OF EXTENDED ADDRESSING MODES IN A SINGLE INSTRUCTION MULTIPLE DATA (SIMD) DATA PROCESSOR

Patent #:	7982247	Issue Dt:	07/19/2011	Application #:	12194131	Filing Dt:	08/19/2008
Publication #:	US20100044780	Pub Dt:	02/25/2010
Title:	TRANSISTOR WITH GAIN VARIATION COMPENSATION

Patent #:	8095769	Issue Dt:	01/10/2012	Application #:	12194273	Filing Dt:	08/19/2008
Publication #:	US20100049939	Pub Dt:	02/25/2010
Title:	METHOD FOR ADDRESS COMPARISON AND A DEVICE HAVING ADDRESS COMPARISON CAPABILITIES

Patent #:	8266414	Issue Dt:	09/11/2012	Application #:	12194286	Filing Dt:	08/19/2008
Publication #:	US20100049958	Pub Dt:	02/25/2010
Title:	METHOD FOR EXECUTING AN INSTRUCTION LOOP AND A DEVICE HAVING INSTRUCTION LOOP EXECUTION CAPABILITIES

Patent #:	9395983	Issue Dt:	07/19/2016	Application #:	12195220	Filing Dt:	08/20/2008
Publication #:	US20100049955	Pub Dt:	02/25/2010
Title:	DEBUG INSTRUCTION FOR EXECUTION BY A FIRST THREAD TO GENERATE A DEBUG EVENT IN A SECOND THREAD TO CAUSE A HALTING OPERATION

Patent #:	8127258	Issue Dt:	02/28/2012	Application #:	12196730	Filing Dt:	08/22/2008
Publication #:	US20100050139	Pub Dt:	02/25/2010
Title:	DATA PROCESSING DEVICE DESIGN TOOL AND METHODS

Patent #:	7859919	Issue Dt:	12/28/2010	Application #:	12199093	Filing Dt:	08/27/2008
Publication #:	US20100054051	Pub Dt:	03/04/2010
Title:	MEMORY DEVICE AND METHOD THEREOF

Patent #:	8131947	Issue Dt:	03/06/2012	Application #:	12201216	Filing Dt:	08/29/2008
Publication #:	US20100057997	Pub Dt:	03/04/2010
Title:	CACHE SNOOP LIMITING WITHIN A MULTIPLE MASTER DATA PROCESSING SYSTEM

Patent #:	7821104	Issue Dt:	10/26/2010	Application #:	12201623	Filing Dt:	08/29/2008
Publication #:	US20100052106	Pub Dt:	03/04/2010
Title:	PACKAGE DEVICE HAVING CRACK ARREST FEATURE AND METHOD OF FORMING

Patent #:	7821787	Issue Dt:	10/26/2010	Application #:	12201932	Filing Dt:	08/29/2008
Publication #:	US20100053894	Pub Dt:	03/04/2010
Title:	SYSTEM AND METHOD FOR COOLING USING IMPINGING JET CONTROL

Patent #:	8145985	Issue Dt:	03/27/2012	Application #:	12205210	Filing Dt:	09/05/2008
Publication #:	US20100064181	Pub Dt:	03/11/2010
Title:	ERROR DETECTION SCHEMES FOR A UNIFIED CACHE IN A DATA PROCESSING SYSTEM

Patent #:	7943988	Issue Dt:	05/17/2011	Application #:	12205438	Filing Dt:	09/05/2008
Publication #:	US20100059817	Pub Dt:	03/11/2010
Title:	POWER MOSFET WITH A GATE STRUCTURE OF DIFFERENT MATERIAL

Patent #:	7733711	Issue Dt:	06/08/2010	Application #:	12206332	Filing Dt:	09/08/2008
Publication #:	US20100061162	Pub Dt:	03/11/2010
Title:	CIRCUIT AND METHOD FOR OPTIMIZING MEMORY SENSE AMPLIFIER TIMING

Patent #:	7919382	Issue Dt:	04/05/2011	Application #:	12207120	Filing Dt:	09/09/2008
Publication #:	US20100059859	Pub Dt:	03/11/2010
Title:	METHODS FOR FORMING VARACTOR DIODES

Patent #:	7821103	Issue Dt:	10/26/2010	Application #:	12207127	Filing Dt:	09/09/2008
Publication #:	US20100059860	Pub Dt:	03/11/2010
Title:	COUNTER-DOPED VARACTOR STRUCTURE AND METHOD

Patent #:	7800959	Issue Dt:	09/21/2010	Application #:	12233922	Filing Dt:	09/19/2008
Publication #:	US20100074032	Pub Dt:	03/25/2010
Title:	MEMORY HAVING SELF-TIMED BIT LINE BOOST CIRCUIT AND METHOD THEREFOR

Patent #:	7745260	Issue Dt:	06/29/2010	Application #:	12234709	Filing Dt:	09/22/2008
Publication #:	US20100075462	Pub Dt:	03/25/2010
Title:	METHOD OF FORMING SEMICONDUCTOR PACKAGE

Patent #:	8294239	Issue Dt:	10/23/2012	Application #:	12237834	Filing Dt:	09/25/2008
Publication #:	US20100072571	Pub Dt:	03/25/2010
Title:	EFFECTIVE EFUSE STRUCTURE

Patent #:	7820485	Issue Dt:	10/26/2010	Application #:	12240513	Filing Dt:	09/29/2008
Publication #:	US20100081234	Pub Dt:	04/01/2010
Title:	METHOD OF FORMING A PACKAGE WITH EXPOSED COMPONENT SURFACES

Patent #:	7981808	Issue Dt:	07/19/2011	Application #:	12241139	Filing Dt:	09/30/2008
Publication #:	US20100081290	Pub Dt:	04/01/2010
Title:	METHOD OF FORMING A GATE DIELECTRIC BY IN-SITU PLASMA

Patent #:	8035156	Issue Dt:	10/11/2011	Application #:	12241786	Filing Dt:	09/30/2008
Publication #:	US20100078703	Pub Dt:	04/01/2010
Title:	SPLIT-GATE NON-VOLATILE MEMORY CELL AND METHOD

Patent #:	7820530	Issue Dt:	10/26/2010	Application #:	12243639	Filing Dt:	10/01/2008
Publication #:	US20100081239	Pub Dt:	04/01/2010
Title:	EFFICIENT BODY CONTACT FIELD EFFECT TRANSISTOR WITH REDUCED BODY RESISTANCE

Patent #:	8173505	Issue Dt:	05/08/2012	Application #:	12254331	Filing Dt:	10/20/2008
Publication #:	US20100099246	Pub Dt:	04/22/2010
Title:	METHOD OF MAKING A SPLIT GATE MEMORY CELL

Patent #:	8402327	Issue Dt:	03/19/2013	Application #:	12260727	Filing Dt:	10/29/2008
Publication #:	US20100107037	Pub Dt:	04/29/2010
Title:	MEMORY SYSTEM WITH ERROR CORRECTION AND METHOD OF OPERATION

Patent #:	8089259	Issue Dt:	01/03/2012	Application #:	12261599	Filing Dt:	10/30/2008
Publication #:	US20100109633	Pub Dt:	05/06/2010
Title:	INTEGRATED CIRCUIT AND A METHOD FOR RECOVERING FROM A LOW-POWER PERIOD

Patent #:	7892907	Issue Dt:	02/22/2011	Application #:	12262922	Filing Dt:	10/31/2008
Publication #:	US20100109090	Pub Dt:	05/06/2010
Title:	CMOS LATCH-UP IMMUNITY

Patent #:	7956471	Issue Dt:	06/07/2011	Application #:	12269058	Filing Dt:	11/12/2008
Publication #:	US20100117202	Pub Dt:	05/13/2010
Title:	MOLD AND SUBSTRATE FOR USE WITH MOLD

Patent #:	7694825	Issue Dt:	04/13/2010	Application #:	12275222	Filing Dt:	11/21/2008
Title:	CARRIER TAPE FOR ELECTRONIC COMPONENTS

Patent #:	7903483	Issue Dt:	03/08/2011	Application #:	12275622	Filing Dt:	11/21/2008
Publication #:	US20100128541	Pub Dt:	05/27/2010
Title:	INTEGRATED CIRCUIT HAVING MEMORY WITH CONFIGURABLE READ/WRITE OPERATIONS AND METHOD THEREFOR

Patent #:	7972922	Issue Dt:	07/05/2011	Application #:	12275659	Filing Dt:	11/21/2008
Publication #:	US20100129952	Pub Dt:	05/27/2010
Title:	METHOD OF FORMING A SEMICONDUCTOR LAYER

Patent #:	7964502	Issue Dt:	06/21/2011	Application #:	12277408	Filing Dt:	11/25/2008
Publication #:	US20100130002	Pub Dt:	05/27/2010
Title:	MULTILAYERED THROUGH VIA

Patent #:	7923369	Issue Dt:	04/12/2011	Application #:	12277458	Filing Dt:	11/25/2008
Publication #:	US20100130008	Pub Dt:	05/27/2010
Title:	THROUGH-VIA AND METHOD OF FORMING

Patent #:	8438572	Issue Dt:	05/07/2013	Application #:	12282489	Filing Dt:	09/10/2008
Publication #:	US20090031319	Pub Dt:	01/29/2009
Title:	TASK SCHEDULING METHOD AND APPARATUS

Patent #:	8369053	Issue Dt:	02/05/2013	Application #:	12295467	Filing Dt:	09/30/2008
Publication #:	US20110038087	Pub Dt:	02/17/2011
Title:	DISCHARGE PROTECTION APPARATUS AND METHOD OF PROTECTING AN ELECTRONIC DEVICE

Patent #:	8063623	Issue Dt:	11/22/2011	Application #:	12299305	Filing Dt:	10/31/2008
Publication #:	US20090315532	Pub Dt:	12/24/2009
Title:	VERY LOW POWER ANALOG COMPENSATION CIRCUIT

Patent #:	8030953	Issue Dt:	10/04/2011	Application #:	12301554	Filing Dt:	11/19/2008
Publication #:	US20090195265	Pub Dt:	08/06/2009
Title:	DEVICE AND METHOD FOR TESTING INTEGRATED CIRCUITS

Patent #:	8238333	Issue Dt:	08/07/2012	Application #:	12302227	Filing Dt:	11/24/2008
Publication #:	US20090274138	Pub Dt:	11/05/2009
Title:	METHOD FOR TRANSMITTING DATA AND A DEVICE HAVING DATA TRANSMISSION CAPABILITIES

Patent #:	9094441	Issue Dt:	07/28/2015	Application #:	12304193	Filing Dt:	02/23/2011
Publication #:	US20110154509	Pub Dt:	06/23/2011
Title:	METHOD AND DEVICE FOR PROVIDING A SECURITY BREACH INDICATIVE AUDIO ALERT

Patent #:	7772694	Issue Dt:	08/10/2010	Application #:	12323780	Filing Dt:	11/26/2008
Publication #:	US20100127396	Pub Dt:	05/27/2010
Title:	INTEGRATED CIRCUIT MODULE AND METHOD OF PACKAGING SAME

Patent #:	8949545	Issue Dt:	02/03/2015	Application #:	12328135	Filing Dt:	12/04/2008
Publication #:	US20100146217	Pub Dt:	06/10/2010
Title:	MEMORY INTERFACE DEVICE AND METHODS THEREOF

Patent #:	7945418	Issue Dt:	05/17/2011	Application #:	12335400	Filing Dt:	12/15/2008
Publication #:	US20100153053	Pub Dt:	06/17/2010
Title:	STREAM BASED STIMULUS DEFINITION AND DELIVERY VIA INTERWORKING

Patent #:	8093700	Issue Dt:	01/10/2012	Application #:	12335589	Filing Dt:	12/16/2008
Publication #:	US20100148333	Pub Dt:	06/17/2010
Title:	PACKAGING MILLIMETER WAVE MODULES

Patent #:	8373953	Issue Dt:	02/12/2013	Application #:	12345507	Filing Dt:	12/29/2008
Publication #:	US20100165522	Pub Dt:	07/01/2010
Title:	DISTRIBUTION OF ELECTROSTATIC DISCHARGE (ESD) CIRCUITRY WITHIN AN INTEGRATED CIRCUIT

Patent #:	7763510	Issue Dt:	07/27/2010	Application #:	12349974	Filing Dt:	01/07/2009
Publication #:	US20100171180	Pub Dt:	07/08/2010
Title:	METHOD FOR PFET ENHANCEMENT

Patent #:	8181049	Issue Dt:	05/15/2012	Application #:	12355218	Filing Dt:	01/16/2009
Publication #:	US20100185878	Pub Dt:	07/22/2010
Title:	METHOD FOR CONTROLLING A FREQUENCY OF A CLOCK SIGNAL TO CONTROL POWER CONSUMPTION AND A DEVICE HAVING POWER CONSUMPTION CAPABILITIES

Patent #:	8017469	Issue Dt:	09/13/2011	Application #:	12357057	Filing Dt:	01/21/2009
Publication #:	US20100184260	Pub Dt:	07/22/2010
Title:	DUAL HIGH-K OXIDES WITH SIGE CHANNEL

Patent #:	7824988	Issue Dt:	11/02/2010	Application #:	12357163	Filing Dt:	01/21/2009
Publication #:	US20100181629	Pub Dt:	07/22/2010
Title:	METHOD OF FORMING AN INTEGRATED CIRCUIT

Patent #:	7915704	Issue Dt:	03/29/2011	Application #:	12359845	Filing Dt:	01/26/2009
Publication #:	US20100187577	Pub Dt:	07/29/2010
Title:	SCHOTTKY DIODE

Patent #:	8380768	Issue Dt:	02/19/2013	Application #:	12363275	Filing Dt:	01/30/2009
Publication #:	US20100198896	Pub Dt:	08/05/2010
Title:	RANDOM NUMBER GENERATOR

Patent #:	8012821	Issue Dt:	09/06/2011	Application #:	12364764	Filing Dt:	02/03/2009
Publication #:	US20100197106	Pub Dt:	08/05/2010
Title:	SEMICONDUCTOR EMBEDDED RESISTOR GENERATION

Patent #:	7881138	Issue Dt:	02/01/2011	Application #:	12373184	Filing Dt:	01/09/2009
Publication #:	US20090290443	Pub Dt:	11/26/2009
Title:	MEMORY CIRCUIT WITH SENSE AMPLIFIER

Patent #:	8467338	Issue Dt:	06/18/2013	Application #:	12374177	Filing Dt:	11/10/2009
Publication #:	US20100046444	Pub Dt:	02/25/2010
Title:	SCHEDULING WIRELESS COMMUNICATION

Patent #:	8458364	Issue Dt:	06/04/2013	Application #:	12375795	Filing Dt:	01/30/2009
Publication #:	US20090310726	Pub Dt:	12/17/2009
Title:	METHOD FOR RECEIVING AND PROCESSING FRAMES AND A DEVICE HAVING FRAME RECEIVING AND PROCESSING CAPABILITIES

Patent #:	8909905	Issue Dt:	12/09/2014	Application #:	12377351	Filing Dt:	02/12/2009
Publication #:	US20100223444	Pub Dt:	09/02/2010
Title:	METHOD FOR PERFORMING PLURALITY OF BIT OPERATIONS AND A DEVICE HAVING PLURALITY OF BIT OPERATIONS CAPABILITIES

Patent #:	7990795	Issue Dt:	08/02/2011	Application #:	12388922	Filing Dt:	02/19/2009
Publication #:	US20100208537	Pub Dt:	08/19/2010
Title:	DYNAMIC RANDOM ACCESS MEMORY (DRAM) REFRESH

Patent #:	8049299	Issue Dt:	11/01/2011	Application #:	12392641	Filing Dt:	02/25/2009
Publication #:	US20100213570	Pub Dt:	08/26/2010
Title:	ANTIFUSES WITH CURVED BREAKDOWN REGIONS

Patent #:	7977785	Issue Dt:	07/12/2011	Application #:	12398603	Filing Dt:	03/05/2009
Publication #:	US20100224969	Pub Dt:	09/09/2010
Title:	ELECTRONIC DEVICE INCLUDING DIES, A DIELECTRIC LAYER, AND A ENCAPSULATING LAYER.

Patent #:	7955968	Issue Dt:	06/07/2011	Application #:	12399372	Filing Dt:	03/06/2009
Publication #:	US20100227471	Pub Dt:	09/09/2010
Title:	PSEUDO HYBRID STRUCTURE FOR LOW K INTERCONNECT INTEGRATION

Patent #:	7727817	Issue Dt:	06/01/2010	Application #:	12403400	Filing Dt:	03/13/2009
Publication #:	US20090236713	Pub Dt:	09/24/2009
Title:	SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE AND METHOD OF PACKAGING SEMICONDUCTOR INTEGRATED CIRCUIT

Patent #:	7940599	Issue Dt:	05/10/2011	Application #:	12404892	Filing Dt:	03/16/2009
Publication #:	US20100232202	Pub Dt:	09/16/2010
Title:	DUAL PORT MEMORY DEVICE

Patent #:	7955877	Issue Dt:	06/07/2011	Application #:	12405308	Filing Dt:	03/17/2009
Publication #:	US20100240156	Pub Dt:	09/23/2010
Title:	A METHOD FOR SIMULATING LONG-TERM PERFORMANCE OF A NON-VOLATILE MEMORY BY EXPOSING THE NON-VOLATILE MEMORY TO HEAVY-ION RADIATION

100

Patent #:	7938016	Issue Dt:	05/10/2011	Application #:	12408442	Filing Dt:	03/20/2009
Publication #:	US20100236334	Pub Dt:	09/23/2010
Title:	MULTIPLE LAYER STRAIN GAUGE

Assignor

FREESCALE SEMICONDUCTOR INC.

Exec Dt:

11/07/2016

Assignee

NXP USA, INC.

6501 WILLIAM CANNON DRIVE WEST

AUSTIN, TEXAS 78735

Correspondence name and address
	NXP USA, INC.
	6501 WILLIAM CANNON DRIVE WEST
	AUSTIN, TX 78735

Search Results as of: 06/19/2024 11:24 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6