Total properties:
1087
Page
5
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12408444
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
METHOD OF ANNEALING A DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12413987
|
Filing Dt:
|
03/30/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
NONVOLATILE SPLIT GATE MEMORY CELL HAVING OXIDE GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12414763
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
STRESSED SEMICONDUCTOR DEVICE AND METHOD FOR MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12414778
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD FOR MAKING A STRESSED NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12415017
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
ZENER TRIGGERED ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12415037
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR GATE PROCESS AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12415159
|
Filing Dt:
|
03/31/2009
|
Title:
|
NEGATIVE VOLTAGE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12415338
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
SOFT ERROR AND TRANSIENT ERROR DETECTION DEVICE AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
12419708
|
Filing Dt:
|
04/07/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD OF PACKAGING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12422765
|
Filing Dt:
|
04/13/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A FILLER STANDARD CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12432289
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
SHIELDING FOR A MICRO ELECTRO-MECHANICAL DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12432540
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
METHODOLOGY FOR PROCESSING A PANEL DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12433431
|
Filing Dt:
|
04/30/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH PHOTONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12436154
|
Filing Dt:
|
05/06/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
PRESSURE SENSOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
12441311
|
Filing Dt:
|
03/13/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12444061
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
ERROR CORRECTION VIA LOOKUP IN COMPRESSED ERROR LOCATION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12444063
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
DEVICE AND SYSTEM FOR REDUCING NOISE INDUCED ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12446413
|
Filing Dt:
|
04/20/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR FETCHING AN INFORMATION UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12447395
|
Filing Dt:
|
04/27/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
POWER SUPPLY MONITORING METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12469326
|
Filing Dt:
|
05/20/2009
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A BULK ACOUSTIC WAVE DEVICE AND A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12471358
|
Filing Dt:
|
05/23/2009
|
Title:
|
METHOD FOR COOLING USING IMPINGING JET CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12471409
|
Filing Dt:
|
05/25/2009
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE AND METHOD OF CONNECTING SEMICONDUCTOR DIE TO SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12473934
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
METHOD AND CIRCUIT FOR BROWNOUT DETECTION IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12474038
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
METHOD FOR FORMING A SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12475232
|
Filing Dt:
|
05/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR (LDMOS) DEVICE WITH MULTIPLE GATES AND DOPED REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12479535
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
TECHNIQUE FOR INITIALIZING DATA AND INSTRUCTIONS FOR CORE FUNCTIONAL PATTERN GENERATION IN MULTI-CORE PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12481592
|
Filing Dt:
|
06/10/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
BURN-IN SYSTEM FOR ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12499788
|
Filing Dt:
|
07/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
METHOD FOR ASSEMBLING STACKABLE SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
12502812
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12503116
|
Filing Dt:
|
07/15/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
REPLACEMENT-GATE-COMPATIBLE PROGRAMMABLE ELECTRICAL ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12504654
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
UNDERFILL DISPENSING SYSTEM FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12509821
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SEMICONDUCTOR INTRA-FIELD DOSE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12510274
|
Filing Dt:
|
07/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
METHOD OF FORMING WIRE BONDS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12511849
|
Filing Dt:
|
07/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
SUPERJUNCTION TRENCH DEVICE FORMATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12514005
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
METHOD FOR TESTING NOISE IMMUNITY OF AN INTEGRATED CIRCUIT AND A DEVICE HAVING NOISE IMMUNITY TESTING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12514007
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR MANAGING ACCESS REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12515634
|
Filing Dt:
|
05/20/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SYSTEM, APPARATUS AND METHOD FOR TRANSLATING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12516319
|
Filing Dt:
|
05/26/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR TESTING A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12516742
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR FETCHING INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12522033
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12522034
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
METHOD FOR TESTING A VARIABLE DIGITAL DELAY LINE AND A DEVICE HAVING VARIABLE DIGITAL DELAY LINE TESTING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12522036
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING AN ACTIVE AREA AND A TERMINATION AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12522038
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGNING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12529749
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR SCHEDULING TRANSACTIONS OVER A DEEP PIPELINED COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12530575
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
DEVICE AND METHOD FOR GENERATING CACHE USER INITIATED PRE-FETCH REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12532769
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
PACKET BASED DATA CELL DELINEATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12534409
|
Filing Dt:
|
08/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
LATCHED COMPARATOR AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12536715
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
VARACTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12537436
|
Filing Dt:
|
08/07/2009
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
VOLTAGE BOOSTING SYSTEM WITH SLEW RATE CONTROL AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12543619
|
Filing Dt:
|
08/19/2009
|
Title:
|
METHOD OF MAKING A VERTICAL PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12545074
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
SOCKET CONNECTOR FOR CONNECTION LEAD OF SEMICONDUCTOR DEVICE UNDER TEST WITH TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12552774
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
FINFET FORMATION WITH A THERMAL OXIDE SPACER HARD MASK FORMED FROM CRYSTALLINE SILICON LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12554124
|
Filing Dt:
|
09/04/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
EDGE MOUNTED INTEGRATED CIRCUITS WITH HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12554995
|
Filing Dt:
|
09/08/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
GATE DRIVER CIRCUIT FOR H BRIDGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12557547
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SELF MONITORING BRAKING SYSTEM FOR VEHICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12557726
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
SPACE AND PROCESS EFFICIENT MRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12558284
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
METHOD FOR FORMING ONE TRANSISTOR DRAM CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12563259
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
MEMORY DEVICE CONFIGURABLE AS INTERLEAVED OR NON-INTERLEAVED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12564307
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR DEVICES WITH LOW RESISTANCE BACK-SIDE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12566569
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
METHOD OF FORMING A BIPOLAR TRANSISTOR AND SEMICONDUCTOR COMPONENT THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12569025
|
Filing Dt:
|
09/29/2009
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
OPERATING AN EMULATED ELECTRICALLY ERASABLE (EEE) MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12570261
|
Filing Dt:
|
09/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
TRANSITION FAULT TESTING FOR A VON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12578569
|
Filing Dt:
|
10/13/2009
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
SUBSTRATE NOISE PASSIVE CANCELLATION METHOD FOR BUCK CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12579873
|
Filing Dt:
|
10/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
FLEXIBLE MEMORY CONTROLLER FOR AUTONOMOUS MAPPING OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12581549
|
Filing Dt:
|
10/19/2009
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
SEMICONDUCTOR WAFER HAVING SCRIBE LANE ALIGNMENT MARKS FOR REDUCING CRACK PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12594372
|
Filing Dt:
|
10/02/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD, DATA STRUCTURE AND COMPUTER SYSTEM FOR PACKING A WORLWIDE INTEROPERABILITY FOR MICROWAVE ACCESS (WIMAX) FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
12598282
|
Filing Dt:
|
10/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
ESD PROTECTION DEVICE AND METHOD OF FORMING AN ESD PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12599137
|
Filing Dt:
|
11/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
GENERATING A FRAME OF AUDIO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12599152
|
Filing Dt:
|
11/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
IMPROVEMENTS IN OR RELATING TO INTEGRATED CIRCUIT RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12599625
|
Filing Dt:
|
11/10/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
POWER LEAD-ON-CHIP BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12606585
|
Filing Dt:
|
10/27/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
PACKAGE FOR HIGH POWER INTEGRATED CIRCUITS AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12608405
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
THRESHOLD VOLTAGE TECHNIQUES FOR DETECTING AN IMMINENT READ FAILURE IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12608476
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TIME-BASED TECHNIQUES FOR DETECTING AN IMMINENT READ FAILURE IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12608541
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY CONTROLLER DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12608548
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
ONE-TIME PROGRAMMABLE MEMORY DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12608586
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH INCREASED SNAPBACK VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12608780
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
MOLDED SEMICONDUCTOR PACKAGE HAVING A FILLER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12609763
|
Filing Dt:
|
10/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH FEEDBACK CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12611156
|
Filing Dt:
|
11/03/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TRACE RECONSTRUCTION FOR SILICON VALIDATION OF ASYNCHRONOUS SYSTEMS-ON-CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12612687
|
Filing Dt:
|
11/05/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
ADJUSTABLE CLAMP SYSTEM AND METHOD FOR WIRE BONDING DIE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12617477
|
Filing Dt:
|
11/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12617734
|
Filing Dt:
|
11/13/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR MOLDING SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12621005
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SYSTEM HAVING MULTIPLE VOLTAGE TIERS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12621026
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING BETWEEN MULTIPLE VOLTAGE TIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12622115
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH HIGH K DIELECTRIC CONTROL TERMINAL SPACER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12622625
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
HIGH GAIN TUNABLE BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12623964
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
METHOD FOR RELEASING A MICROELECTRONIC ASSEMBLY FROM A CARRIER SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12627739
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES HAVING REDUCED GATE-DRAIN CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12641714
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH SELECTIVELY MODULATED GATE WORK FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12668097
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
HETERO-STRUCTURE FIELD EFFECT TRANSISTOR, INTEGRATED CIRCUIT INCLUDING A HETERO-STRUCTURE FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING A HETERO-STRUCTURE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12669527
|
Filing Dt:
|
01/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF FORMING OPENINGS IN A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
12672312
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
DATA PACKET FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12675242
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
IMPROVEMENTS FOR REDUCING ELECTROMIGRATION EFFECT IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12679278
|
Filing Dt:
|
05/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
ANTI-FUSE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12679385
|
Filing Dt:
|
03/22/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
METHOD OF FORMING AN INVERTED T SHAPED CHANNEL STRUCTURE FOR AN INVERTED T CHANNEL FIELD EFFECT TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12681119
|
Filing Dt:
|
04/01/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE OBTAINABLE WITH SUCH A METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12683684
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
PLACING FILLER CELLS IN DEVICE DESIGN BASED ON DESIGNATION OF SENSITIVE FEATURE IN STANDARD CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12683961
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
DIE BONDING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12685856
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12687363
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD FOR FORMING A PACKAGED SEMICONDUCTOR DEVICE HAVING A GROUND PLANE
|
|