Total properties:
1087
Page
7
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13092159
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
THIN SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13092162
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD OF ASSEMBLING SHIELDED INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
13092170
|
Filing Dt:
|
04/22/2011
|
Title:
|
SEMICONDUCTOR DEVICE WITH NESTED ROWS OF CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13094873
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
HIGH PRESSURE DEUTERIUM TREATMENT FOR SEMICONDUCTOR/HIGH-K INSULATOR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13096269
|
Filing Dt:
|
04/28/2011
|
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT PACKAGES USING MATERIALS WITH LOW MELTING POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13097066
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
MOLD AND SUBSTRATE FOR USE WITH MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13102061
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE MODULE IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13112077
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE FEATURING A GATE STRESSOR AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13114100
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHODS AND APPARATUS TO IMPROVE RELIABILITY OF ISOLATED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13124961
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT, COMMUNICATION UNIT AND METHOD FOR PHASE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13125502
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
METHOD FOR SINGULATING ELECTRONIC COMPONENTS FROM A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13126191
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
FREQUENCY MULTIPLIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13126854
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
LOGIC BUILT-IN SELF-TEST SYSTEM AND METHOD FOR APPLYING A LOGIC BUILT-IN SELF-TEST TO A DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13128032
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
ELECTROMECHANICAL TRANSDUCER DEVICE AND METHOD OF FORMING A ELECTROMECHANICAL TRANSDUCER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13128035
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
ELECTROMECHANICAL TRANSDUCER DEVICE AND METHOD OF FORMING A ELECTROMECHANICAL TRANSDUCER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13129505
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
POWER MOS TRANSISTOR DEVICE AND SWITCH APPARATUS COMPRISING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13129516
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
POWER MOS TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13129845
|
Filing Dt:
|
05/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
COMPILER OPTIMISATION LIKE IDIOM RECOGNITION THROUGH PATTERN MATCHING USING VALUE NUMBERING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13142428
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
OSCILLATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13142857
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
PACKAGE ASSEMBLY AND METHOD OF TUNING A NATURAL RESONANT FREQUENCY OF A PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13143548
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE, AN INTEGRATED CIRCUIT INCLUDING A SEMICONDUCTOR STRUCTURE AND A METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13150831
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13151778
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
METHOD OF PROVIDING AN ELECTRONIC DEVICE INCLUDING DIES, A DIELECTRIC LAYER, AND AN ENCAPSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13153166
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TRACKING INTELLECTUAL PROPERTY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13159635
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
HIGH EFFICIENCY AMPLIFIER WITH REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13160137
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A CONTROLLED CAVITY AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13160521
|
Filing Dt:
|
06/15/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
VENTED SUBSTRATE FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13166552
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
RECOVERY METHOD FOR POOR YIELD AT INTEGRATED CIRCUIT DIE PANELIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13169596
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13170206
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
LEADFRAME FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13170208
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
BRACE FOR WIRE BOND
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13182568
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
Integrated Assist Features for Epitaxial Growth
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13182710
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
Title:
|
APPARATUS AND METHODS FOR QUAD FLAT NO LEAD PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13189054
|
Filing Dt:
|
07/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
FUSED BUSS FOR PLATING FEATURES ON A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13189060
|
Filing Dt:
|
07/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
FUSED BUSS FOR PLATING FEATURES ON A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13192976
|
Filing Dt:
|
07/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHOD OF MAKING A DIE WITH RECESSED ALUMIUM DIE PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13195042
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
BONDED WIRE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13208221
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH LOW RESISTANCE BACK-SIDE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13210392
|
Filing Dt:
|
08/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
BRACE FOR LONG BOND WIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13214827
|
Filing Dt:
|
08/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
CIRCUIT SIMULATION ACCELERATION USING MODEL CACHING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13220302
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING CRITICAL PATH VOLTAGE SCALING AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13220389
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
MULTI-THREADING FLIP-FLOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13220898
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
LEAD FRAME HAVING A FLAG WITH IN-PLANE AND OUT-OF-PLANE MOLD LOCKING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13221695
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
METHODS FOR FORMING ANTIFUSES WITH CURVED BREAKDOWN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13222143
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING PRE-ENCAPSULATION THROUGH VIA FORMATION USING DROP-IN SIGNAL CONDUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13222148
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING PRE-ENCAPSULATION THROUGH VIA FORMATION USING LEAD FRAMES WITH ATTACHED SIGNAL CONDUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13228001
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
DUAL PORT STATIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13233393
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A STANDARD CELL AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13237365
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
LAYOUT TECHNIQUE FOR STRESS MANAGEMENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13238791
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH HEATER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13246990
|
Filing Dt:
|
09/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
METHOD FOR PACKAGING AN ELECTRONIC DEVICE ASSEMBLY HAVING A CAPPED DEVICE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13250378
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS FOR FORMING VARACTOR DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13257334
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SYSTEM FOR TREE SEQUENCE TESTING OF A DEVICE AND METHOD FOR TREE SEQUENCE TESTING OF A DEVICE IN A TEST FRAMEWORK ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13272285
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
THREE-DIMENSIONAL SOLAR CELL HAVING INCREASED EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13285073
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH VIAS ON A BRIDGE CONNECTING TWO BUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13291252
|
Filing Dt:
|
11/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
DEVICE AND METHOD FOR EVALUATING A TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13292103
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13292104
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
SEMICONDUCTOR SENSOR DEVICE WITH OVER-MOLDED LID
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13293119
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
PRESSURE SENSOR AND METHOD OF PACKAGING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13293910
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
INSULATED GATE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13299564
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING SUBSTRATE WITH PRE-ENCAPSULATION THROUGH VIA FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13299566
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
METHOD AND APPARATUS TO IMPROVE RELIABILITY OF VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13300953
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
METHOD OF SEALING AN AIR GAP IN A LAYER OF A SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13303166
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SEMICONDUCTOR SENSOR DEVICE WITH FOOTED LID
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13305410
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHODS AND APPARATUS TO IMPROVE RELIABILITY OF ISOLATED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13307622
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
PACKAGED DIE FOR HEAT DISSIPATION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13313806
|
Filing Dt:
|
12/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH PHOTONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13318158
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT AND INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13320579
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD OF FORMING AN ELECTROMECHANICAL TRANSDUCER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13322942
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
MULTICHANNEL RECEIVER SYSTEM AND METHOD FOR MULTICHANNEL RECEIVER MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13326556
|
Filing Dt:
|
12/15/2011
|
Title:
|
Reconfigurable Engineering Change Order Base Cell
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13334006
|
Filing Dt:
|
12/21/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
MRAM DEVICE AND METHOD OF ASSEMBLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13343318
|
Filing Dt:
|
01/04/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
SEMICONDUCTOR WAFER PLATING BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13350098
|
Filing Dt:
|
01/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH COMPLIANT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13351935
|
Filing Dt:
|
01/17/2012
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
SKEWED SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13356615
|
Filing Dt:
|
01/23/2012
|
Title:
|
DIGITAL VOLTAGE LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13358137
|
Filing Dt:
|
01/25/2012
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A NANOTUBE LAYER AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13361171
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
ENCAPSULANT WITH COROSION INHIBITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13362636
|
Filing Dt:
|
01/31/2012
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT USING WIRE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13371635
|
Filing Dt:
|
02/13/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR HIGH PRESSURE SENSOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13376611
|
Filing Dt:
|
12/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
DEVICE FOR FORMING A HIGH-RESOLUTION IMAGE, IMAGING SYSTEM, AND METHOD FOR DERIVING A HIGH-SPATIAL-RESOLUTION IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13377991
|
Filing Dt:
|
12/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT, COMMUNICATION UNIT AND METHOD FOR PHASE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13378230
|
Filing Dt:
|
12/14/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
DEGREE-OF-FOCUS DETERMINATION MODULE, POSITION-OF-BEST-FOCUS SELECTION MODULES, IMAGE PROCESSING MODULE, IMAGING SYSTEM, AND CORRESPONDING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13382789
|
Filing Dt:
|
01/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT, TRANSCEIVER AND METHOD FOR LEAKAGE CANCELLATION IN A RECEIVE PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13389194
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
TRANSISTOR POWER SWITCH DEVICE AND METHOD OF MEASURING ITS CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13397034
|
Filing Dt:
|
02/15/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGE HAVING BACKSIDE CONTACT AND METHOD FOR MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13398177
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
TRANSISTOR-LEVEL LAYOUT SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13398811
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS OF ASSEMBLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13398816
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE WITH CAP ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13402413
|
Filing Dt:
|
02/22/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Embedded Electrical Component Surface Interconnect
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13403458
|
Filing Dt:
|
02/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHOD FOR FORMING DIE ASSEMBLY WITH HEAT SPREADER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13404945
|
Filing Dt:
|
02/24/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
EMBEDDED ELECTRONIC COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13413652
|
Filing Dt:
|
03/07/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND LEAD FRAME THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13418994
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
DEEP WELL STRUCTURES WITH SINGLE DEPTH SHALLOW TRENCH ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13434881
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHOD OF READING MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13436432
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
MICROELECRONIC ASSEMBLY WITH AN EMBEDDED WAVEGUIDE ADAPTER AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13441448
|
Filing Dt:
|
04/06/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13441924
|
Filing Dt:
|
04/09/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
LEAD FRAME WITH GROOVED LEAD FINGER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13441928
|
Filing Dt:
|
04/09/2012
|
Title:
|
METHOD OF ASSEMBLING PRESSURE SENSOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13442014
|
Filing Dt:
|
04/09/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH EMBEDDED HEAT SPREADING
|
|