Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 036891/0057 | |
| Pages: | 4 |
| | Recorded: | 10/27/2015 | | |
Attorney Dkt #: | 5649-4411 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
9
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09079990
|
Filing Dt:
|
05/14/1998
|
Title:
|
OPTIMIZED CPU-MEMORY HIGH BANDWIDTH MULTIBUS STRUCTURE SIMULTANEOUSLY SUPPORTING DESIGN REUSABLE BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09548987
|
Filing Dt:
|
04/14/2000
|
Title:
|
UNIVERSAL POINTER IMPLEMENTATION SCHEME FOR UNIFORMLY ADDRESSING DISTINCT MEMORY SPACES IN A PROCESSOR'S ADDRESS SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09639152
|
Filing Dt:
|
08/16/2000
|
Title:
|
DATA PROCESSING APPARATUS WITH NON-VOLATILE MEMORY FOR BOTH PROGRAM AND DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09811642
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
COMMUNICATION DEVICE FOR RAPIDLY AND SIMULTANEOUSLY WRITING ONTO A PLURALITY OF DATA CARRIERS, AND DATA CARRIER FOR SUCH A COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10135351
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
RESET ARRANGEMENT FOR A MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
11573194
|
Filing Dt:
|
07/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
CONTROLLER AND A METHOD FOR CONTROLLING THE COMMUNICATION BETWEEN A PROCESSOR AND AN EXTERNAL PERIPHERAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12093643
|
Filing Dt:
|
05/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
PROCESSING SYSTEM AND METHOD FOR EXECUTING INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12158316
|
Filing Dt:
|
06/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
MULTI-PROCESSOR CIRCUIT WITH SHARED MEMORY BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12281983
|
Filing Dt:
|
09/06/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
ELECTRONIC CIRCUIT WITH A MEMORY MATRIX THAT STORES PAGES INCLUDING EXTRA DATA
|
|
Assignee
|
|
|
SAMSUNG MAIN BUILDING, 250, TAEPYUNG-RO, 2-KA CHUNG-KU |
SEOUL, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
MYERS BIGEL SIBLEY & SAJOVEC
|
|
4140 PARKLAKE AVENUE
|
|
SUITE 600
|
|
RALEIGH, NC 27612
|
Search Results as of:
06/05/2024 11:53 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|