Total properties:
294
Page
2
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09905185
|
Filing Dt:
|
07/13/2001
|
|
Title:
|
PROGRAMMABLE PAGE TABLE ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
09924755
|
Filing Dt:
|
08/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PREVENTING UNDESIRABLE PACKET DOWNLOAD WITH PENDING READ/WRITE OPERATIONS IN DATA PACKET PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09925314
|
Filing Dt:
|
08/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD OF CONTROLLING SOFTWARE DECOMPRESSION THROUGH EXCEPTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
09927129
|
Filing Dt:
|
08/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
CONTEXT SELECTION AND ACTIVATION MECHANISM FOR ACTIVATING ONE OF A GROUP OF INACTIVE CONTEXTS IN A PROCESSOR CORE FOR SERVICING INTERRRUPTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
09933934
|
Filing Dt:
|
08/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
METHOD FOR ALLOCATING MEMORY SPACE FOR LIMITED PACKET HEAD AND/OR TAIL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
09935446
|
Filing Dt:
|
08/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PREDICTING CHARACTERISTICS OF INCOMING DATA PACKETS TO ENABLE SPECULATIVE PROCESSING TO REDUCE PROCESSOR LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
09948919
|
Filing Dt:
|
09/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
EXTENDED INSTRUCTION SET FOR PACKET PROCESSING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
09954290
|
Filing Dt:
|
09/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
|
Title:
|
FUNCTIONAL VALIDATION OF A PACKET MANAGEMENT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
09964827
|
Filing Dt:
|
09/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR OVERFLOWING DATA PACKETS TO A SOFTWARE-CONTROLLED MEMORY WHEN THEY DO NOT FIT INTO A HARDWARE-CONTROLLED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
09977084
|
Filing Dt:
|
10/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR BINDING SHADOW REGISTERS TO VECTORED INTERRUPTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10071547
|
Filing Dt:
|
02/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
INTERSTREAM CONTROL AND COMMUNICATIONS FOR MULTI-STREAMING DIGITAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10135004
|
Filing Dt:
|
04/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR REDIRECTION OF OPERATIONS BETWEEN INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10141579
|
Filing Dt:
|
05/09/2002
|
|
Title:
|
RANDOM SLIP GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10141926
|
Filing Dt:
|
05/10/2002
|
|
Title:
|
RANDOM CACHE LINE REFILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10159818
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
APPARATUS AND METHOD FOR RELATIVE POSITION ANNOTATION OF STANDARD CELL COMPONENTS TO FACILITATE DATAPATH DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10186290
|
Filing Dt:
|
06/27/2002
|
|
Title:
|
MECHANISM FOR PROXY MANAGEMENT OF MULTIPROCESSOR VIRTUAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10186330
|
Filing Dt:
|
06/27/2002
|
|
Title:
|
MECHANISM FOR PROXY MANAGEMENT OF MULTIPROCESSOR STORAGE HIERARCHIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
10193682
|
Filing Dt:
|
07/12/2002
|
|
Title:
|
INTERFACE WITH CREDIT-BASED FLOW CONTROL AND SUSTAINED BUS SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10195522
|
Filing Dt:
|
07/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
EXTENDED PRECISION ACCUMULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10255107
|
Filing Dt:
|
09/26/2002
|
|
Title:
|
FULL SCAN SOLUTION FOR LATCHED-BASED DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10274424
|
Filing Dt:
|
10/18/2002
|
|
Title:
|
APPARATUS AND METHOD FOR GENERATING MULTI-PHASE SIGNALS WITH DIGITALLY CONTROLLED TRIM CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10278537
|
Filing Dt:
|
10/22/2002
|
|
Title:
|
APPARATUS AND METHOD FOR DISCOVERING A SCRATCH PAD MEMORY CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10448324
|
Filing Dt:
|
05/28/2003
|
|
Title:
|
SYSTEM AND METHOD TO TRACE HIGH PERFORMANCE MULTI-ISSUE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10449818
|
Filing Dt:
|
05/30/2003
|
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10449825
|
Filing Dt:
|
05/30/2003
|
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
10637005
|
Filing Dt:
|
08/08/2003
|
|
Title:
|
Virtual machine coprocessor for accelerating software execution
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
10637006
|
Filing Dt:
|
08/08/2003
|
|
Title:
|
VIRTUAL MACHINE COPROCESSOR FACILITATING DYNAMIC COMPILATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
10698061
|
Filing Dt:
|
10/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
MULTI-ISA INSTRUCTION FETCH UNIT FOR A PROCESSOR, AND APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
10921077
|
Filing Dt:
|
08/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
INTERSTREAM CONTROL AND COMMUNICATIONS FOR MULTI-STREAMING DIGITAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
10923584
|
Filing Dt:
|
08/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
CONFIGURABLE CO-PROCESSOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10956490
|
Filing Dt:
|
10/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
MICROPROCESSOR INSTRUCTIONS FOR EFFICIENT BIT STREAM EXTRACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
10956498
|
Filing Dt:
|
10/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
MICROPROCESSOR INSTRUCTION USING ADDRESS INDEX VALUES TO ENABLE ACCESS OF A VIRTUAL BUFFER IN CIRCULAR FASHION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10994827
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
RESTORING REGISTER VALUES FROM STACK MEMORY USING INSTRUCTION WITH RESTORE INDICATION BIT AND DE-ALLOCATION FRAME SIZE STACK POINTER OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11003120
|
Filing Dt:
|
12/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR DISCOVERING A SCRATCH PAD MEMORY CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11026324
|
Filing Dt:
|
12/29/2004
|
|
Title:
|
HYPERJTAG SYSTEM INCLUDING DEBUG PROBE, ON-CHIP INSTRUMENTATION, AND PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11051980
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
LEAKY-BUCKET THREAD SCHEDULER IN A MULTITHREADING MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11051998
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
PRIORITIZING THREAD SELECTION PARTLY BASED ON STALL LIKELIHOOD PROVIDING STATUS INFORMATION OF INSTRUCTION OPERAND REGISTER USAGE AT PIPELINE STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11086258
|
Filing Dt:
|
03/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
RETURN DATA SELECTOR EMPLOYING BARREL-INCREMENTER-BASED ROUND-ROBIN APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11087063
|
Filing Dt:
|
03/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
FETCH DIRECTOR EMPLOYING BARREL-INCREMENTER-BASED ROUND-ROBIN APPARATUS FOR USE IN MULTITHREADING MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11087064
|
Filing Dt:
|
03/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
BARREL-INCREMENTER-BASED ROUND-ROBIN APPARATUS AND INSTRUCTION DISPATCH SCHEDULER EMPLOYING SAME FOR USE IN MULTITHREADING MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11087070
|
Filing Dt:
|
03/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
|
Title:
|
INSTRUCTION DISPATCH SCHEDULER EMPLOYING ROUND-ROBIN APPARATUS SUPPORTING MULTIPLE THREAD PRIORITIES FOR USE IN MULTITHREADING MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11107489
|
Filing Dt:
|
04/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR SOFTWARE SPECIFIED POWER MANAGEMENT PERFORMANCE USING LOW POWER VIRTUAL THREADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11107492
|
Filing Dt:
|
04/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR AUTOMATIC LOW POWER MODE INVOCATION IN A MULTI-THREADED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
11121945
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
PROCESSOR CORE AND MULTIPLIER THAT SUPPORT BOTH VECTOR AND SINGLE VALUE MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11122004
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
PROCESSOR CORE AND MULTIPLIER THAT SUPPORT A MULTIPLY AND DIFFERENCE OPERATION BY INVERTING SIGN BITS IN BOOTH RECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11191258
|
Filing Dt:
|
07/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
MULTITHREADING INSTRUCTION SCHEDULER EMPLOYING THREAD GROUP PRIORITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11214466
|
Filing Dt:
|
08/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR REDIRECTION OF OPERATIONS BETWEEN INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11257381
|
Filing Dt:
|
10/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MASKING A MICROPROCESSOR EXECUTION SIGNATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11261654
|
Filing Dt:
|
10/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
PROCESSOR CORE AND METHOD FOR MANAGING BRANCH MISPREDICTION IN AN OUT-OF-ORDER PROCESSOR PIPELINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11261655
|
Filing Dt:
|
10/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
PROCESSOR CORE AND METHOD FOR MANAGING PROGRAM COUNTER REDIRECTION IN AN OUT-OF-ORDER PROCESSOR PIPELINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11272718
|
Filing Dt:
|
11/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
PROCESSOR UTILIZING A LOOP BUFFER TO REDUCE POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11272719
|
Filing Dt:
|
11/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
MICROPROCESSOR HAVING A POWER-SAVING INSTRUCTION CACHE WAY PREDICTOR AND INSTRUCTION REPLACEMENT SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11272737
|
Filing Dt:
|
11/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
PROCESSOR ACCESSING A SCRATCH PAD ON-DEMAND TO REDUCE POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11277101
|
Filing Dt:
|
03/21/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
|
Title:
|
INTERRUPT AND EXCEPTION HANDLING FOR MULTI-STREAMING DIGITAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11277293
|
Filing Dt:
|
03/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
|
Title:
|
QUEUEING SYSTEM FOR PROCESSORS IN PACKET ROUTING OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11278747
|
Filing Dt:
|
04/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR MANAGING A BUFFER OF EVENTS IN THE BACKGROUND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11278874
|
Filing Dt:
|
04/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR IMPROVING FETCHING AND DISPATCH OF INSTRUCTIONS IN MULTITHREADED PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11278890
|
Filing Dt:
|
04/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR NON-SPECULATIVE PRE-FETCH OPERATION IN DATA PACKET PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11278901
|
Filing Dt:
|
04/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
|
Title:
|
METHOD FOR ALLOCATING MEMORY SPACE FOR LIMITED PACKET HEAD AND/OR TAIL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11279136
|
Filing Dt:
|
04/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EXTRACTING FIELDS FROM PACKETS HAVING FIELDS SPREAD OVER MORE THAN ONE REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11279914
|
Filing Dt:
|
04/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR BINDING SHADOW REGISTERS TO VECTORED INTERRUPTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11336923
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
CONDITIONAL BRANCH EXECUTION IN A PROCESSOR HAVING A DATA MOVER ENGINE THAT ASSOCIATES REGISTER ADDRESSES WITH MEMORY ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11336937
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
CONDITIONAL BRANCH EXECUTION IN A PROCESSOR HAVING A READ-TIE INSTRUCTION AND A DATA MOVER ENGINE THAT ASSOCIATES REGISTER ADDRESSES WITH MEMORY ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11336938
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
CONDITIONAL BRANCH EXECUTION IN A PROCESSOR HAVING A WRITE-TIE INSTRUCTION AND A DATA MOVER ENGINE THAT ASSOCIATES REGISTER ADDRESSES WITH MEMORY ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337440
|
Filing Dt:
|
01/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
PROVIDING EXTENDED PRECISION IN SIMD VECTOR ARITHMETIC OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11360338
|
Filing Dt:
|
02/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
QUEUEING SYSTEM FOR PROCESSORS IN PACKET ROUTING OPERATIONS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11362763
|
Filing Dt:
|
02/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
|
Title:
|
Compact linked-list-based multi-threaded instruction graduation buffer
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11362764
|
Filing Dt:
|
02/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PROPAGATING OPERAND AVAILABILITY PREDICTION BITS WITH INSTRUCTIONS THROUGH A PIPELINE IN AN OUT-OF-ORDER PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11365280
|
Filing Dt:
|
02/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
|
Title:
|
PREFETCHING HINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11380924
|
Filing Dt:
|
04/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
FUNCTIONAL VALIDATION OF A PACKET MANAGEMENT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11380925
|
Filing Dt:
|
04/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
CONFIGURABLE CO-PROCESSOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11391716
|
Filing Dt:
|
03/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
|
Title:
|
MULTITHREADED DYNAMIC VOLTAGE-FREQUENCY SCALING MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11410146
|
Filing Dt:
|
04/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
EXTENDED PRECISION ACCUMULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11442695
|
Filing Dt:
|
05/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR DISCRETE TEST ACCESS CONTROL OF MULTIPLE CORES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
11442696
|
Filing Dt:
|
05/25/2006
|
|
Title:
|
APPARATUS AND METHOD FOR PROCESSING TEMPLATE BASED USER DEFINED INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11445518
|
Filing Dt:
|
06/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Title:
|
DYNAMIC SELECTION OF A COMPRESSION ALGORITHM FOR TRACE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11463939
|
Filing Dt:
|
08/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11463950
|
Filing Dt:
|
08/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11463954
|
Filing Dt:
|
08/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11463957
|
Filing Dt:
|
08/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11485959
|
Filing Dt:
|
07/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
|
Title:
|
METHOD FOR LATEST PRODUCER TRACKING IN AN OUT-OF-ORDER PROCESSOR, AND APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11485960
|
Filing Dt:
|
07/14/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
|
Title:
|
Latest producer tracking in an out-of-order processor, and applications thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11505865
|
Filing Dt:
|
08/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
|
Title:
|
MICRO TAG ARRAY HAVING WAY SELECTION BITS FOR REDUCING DATA CACHE ACCESS POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11505869
|
Filing Dt:
|
08/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
|
Title:
|
METHODS FOR REDUCING DATA CACHE ACCESS POWER IN A PROCESSOR USING WAY SELECTION BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11515720
|
Filing Dt:
|
09/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
|
Title:
|
SYSTEM FOR SYNCHRONIZING AN IN-ORDER CO-PROCESSOR WITH AN OUT-OF-ORDER PROCESSOR USING A CO-PROCESSOR INTERFACE STORE DATA QUEUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11515723
|
Filing Dt:
|
09/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
|
Title:
|
COPROCESSOR LOAD DATA QUEUE FOR INTERFACING AN OUT-OF-ORDER EXECUTION UNIT WITH AN IN-ORDER COPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
11517569
|
Filing Dt:
|
09/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
|
Title:
|
SOFTWARE PROGRAMMABLE HARDWARE STATE MACHINES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11529710
|
Filing Dt:
|
09/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
Detection and prevention of write-after-write hazards, and applications thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
11529728
|
Filing Dt:
|
09/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
LOAD/STORE UNIT FOR A PROCESSOR, AND APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11530945
|
Filing Dt:
|
09/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
|
Title:
|
EXTENDED INSTRUCTION SET FOR PACKET PROCESSING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11532520
|
Filing Dt:
|
09/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
TRANSACTION SELECTOR EMPLOYING BARREL-INCREMENTER-BASED ROUND-ROBIN APPARATUS SUPPORTING DYNAMIC PRIORITIES IN MULTI-PORT SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11532521
|
Filing Dt:
|
09/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
TRANSACTION SELECTOR EMPLOYING ROUND-ROBIN APPARATUS SUPPORTING DYNAMIC PRIORITIES IN MULTI-PORT SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11532522
|
Filing Dt:
|
09/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
BIFURCATED TRANSACTION SELECTOR SUPPORTING DYNAMIC PRIORITIES IN MULTI-PORT SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11532523
|
Filing Dt:
|
09/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
TRANSACTION SELECTOR EMPLOYING TRANSACTION QUEUE GROUP PRIORITIES IN MULTI-PORT SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11537584
|
Filing Dt:
|
09/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR TRACING PROCESSOR STATE FROM MULTIPLE CLOCK DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11539322
|
Filing Dt:
|
10/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
|
Title:
|
FETCH AND DISPATCH DISASSOCIATION APPARATUS FOR MULTI-STREAMING PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11545706
|
Filing Dt:
|
10/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
DATA CACHE VIRTUAL HINT WAY PREDICTION, AND APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11549413
|
Filing Dt:
|
10/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11549418
|
Filing Dt:
|
10/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
MICROPROCESSOR WITH IMPROVED DATA STREAM PREFETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11552640
|
Filing Dt:
|
10/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
CONTEXT SWITCHING PROCESSOR WITH MULTIPLE CONTEXT CONTROL REGISTER SETS INCLUDING WRITE ADDRESS REGISTER IDENTIFYING DESTINATION REGISTER FOR WAITING CONTEXT TO STORE RETURNED DATA FROM EXTERNAL SOURCE
|
|
