Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 022435/0061 | |
| Pages: | 3 |
| | Recorded: | 03/23/2009 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12345298
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
ON-CHIP FAILURE ANALYSIS CIRCUIT AND ON-CHIP FAILURE ANALYSIS METHOD
|
|
Assignee
|
|
|
1-1 SHIBAURA 1-CHOME |
MINATO-KU, TOKYO, JAPAN 105-8001 |
|
Correspondence name and address
|
|
AMIN,TUROCY & CALVIN
|
|
57TH FLOOR, KEY TOWER
|
|
127 PUBLIC SQUARE
|
|
CLEVELAND, OH 44114
|
Search Results as of:
06/25/2024 02:19 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|