Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 062323/0067 | |
| Pages: | 4 |
| | Recorded: | 01/09/2023 | | |
| Attorney Dkt #: | 88340.1 ASSIGN-RAPIDUS |
| Conveyance: | RECORDABLE PATENT ASSIGNMENT AND RESERVATION |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15491565
|
Filing Dt:
|
04/19/2017
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
GATE FILL UTILIZING REPLACEMENT SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15730306
|
Filing Dt:
|
10/11/2017
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2019
| | | | |
|
Title:
|
NANOSHEET SEMICONDUCTOR STRUCTURE WITH INNER SPACER FORMED BY OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15967524
|
Filing Dt:
|
04/30/2018
|
|
Title:
|
NANOSHEET TRANSISTOR WITH ROBUST SOURCE/DRAIN ISOLATION FROM SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2020
|
Application #:
|
16006173
|
Filing Dt:
|
06/12/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
|
Title:
|
NANOSHEET SINGLE GATE (SG) AND EXTRA GATE (EG) FIELD EFFECT TRANSISTOR (FET) CO-INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16253721
|
Filing Dt:
|
01/22/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
|
Title:
|
GATE FILL UTILIZING REPLACEMENT SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16253824
|
Filing Dt:
|
01/22/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
|
Title:
|
--NANOSHEET MOSFET WITH GATE FILL UTILIZING REPLACEMENT SPACER--
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16285758
|
Filing Dt:
|
02/26/2019
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
|
Title:
|
NANOSHEET SEMICONDUCTOR STRUCTURE WITH INNER SPACER FORMED BY OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16518100
|
Filing Dt:
|
07/22/2019
|
|
Title:
|
NANOSHEET WITH SELECTIVE DIPOLE DIFFUSION INTO HIGH-K
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16545867
|
Filing Dt:
|
08/20/2019
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
NANOSHEET TRANSISTOR WITH ROBUST SOURCE/DRAIN ISOLATION FROM SUBSTRATE
|
|
|
Assignee
|
|
|
|
|
| 4-1 KOJIMACHI, CHIYODA-KU |
| TOKYO, JAPAN 102-0083 |
|
|
Correspondence name and address
|
| |
WINSTON & STRAWN LLP - KRISHNAN PADMANABHAN
|
| |
200 PARK AVENUE
|
| |
NEW YORK, NY 10166-4193
|
Search Results as of:
06/24/2024 11:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
