Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 035760/0085 | |
| Pages: | 7 |
| | Recorded: | 05/24/2015 | | |
| Conveyance: | CONFIRMATORY ASSIGNMENT |
|
|
Total properties:
2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
08859592
|
Filing Dt:
|
05/20/1997
|
|
Title:
|
METHOD FOR INSPECTING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09819287
|
Filing Dt:
|
03/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INSPECTING AN INTEGRATED CIRCUIT BY MEASURING VOLTAGE ON A SIGNAL LINE
|
|
|
Assignee
|
|
|
|
|
| 100 EAST 42ND STREET |
| NEW YORK, NEW YORK 10017 |
|
|
Correspondence name and address
|
| |
DAVID L. SCHAEFFER
|
| |
411 EAST PLUMERIA DRIVE, MS41
|
| |
NXP SEMICONDUCTORS, IP&L
|
| |
SAN JOSE, CA 95134
|
Search Results as of:
06/22/2025 12:47 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
