Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017555/0092 | |
| Pages: | 8 |
| | Recorded: | 05/01/2006 | | |
Attorney Dkt #: | 50008-3, 4, 6,8,10 & 11 |
Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09057158
|
Filing Dt:
|
04/07/1998
|
Title:
|
HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09165705
|
Filing Dt:
|
10/02/1998
|
Title:
|
HIGH SPEED BUS SYSTEM AND METHOD FOR USING VOLTAGE AND TIMING OSCILLATING REFERENCES FOR SIGNAL DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09318690
|
Filing Dt:
|
05/25/1999
|
Title:
|
HIGH SPEED SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09475087
|
Filing Dt:
|
12/30/1999
|
Title:
|
HIGH SPEED SOURCE SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CMOS CIRCUITS TO TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09578354
|
Filing Dt:
|
05/24/2000
|
Title:
|
Signal latching of high bandwidth dram arrays when skew between different components in higher than signal rate
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09637338
|
Filing Dt:
|
08/10/2000
|
Title:
|
HIGH SPEED BUS SYSTEM AND METHOD FOR USING VOLTAGE AND TIMING OSCILLATING REFERENCES FOR SIGNAL DETECTION
|
|
Assignee
|
|
|
2099 GATEWAY PLACE |
SUITE 470 |
SAN JOSE, CALIFORNIA 95110 |
|
Correspondence name and address
|
|
MARC A. SOCKOL
|
|
303 TWIN DRIVE, SUITE 600
|
|
REDWOOD SHORES, CA 94065
|
Search Results as of:
06/23/2024 05:11 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|