|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13094110
|
Filing Dt:
|
04/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
A REGISTER RENAMING SCHEME WITH CHECKPOINT REPAIR IN A PROCESSING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13094873
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
HIGH PRESSURE DEUTERIUM TREATMENT FOR SEMICONDUCTOR/HIGH-K INSULATOR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13096102
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD FOR PROTECTING COPPER WIRE BONDS ON ALUMINUM PADS OF A SEMICONDUCTOR DEVICE FROM CORROSION.
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13096269
|
Filing Dt:
|
04/28/2011
|
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT PACKAGES USING MATERIALS WITH LOW MELTING POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13096282
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MICROPROCESSOR SYSTEMS AND METHODS FOR A COMBINED REGISTER FILE AND CHECKPOINT REPAIR REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13096320
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
LOAD CONTROL AND PROTECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13096528
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE AS A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13096543
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE AS A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13097066
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
MOLD AND SUBSTRATE FOR USE WITH MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13097411
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
VOLTAGE REGULATOR WITH DIFFERENT INVERTING GAIN STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13097721
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SELECTIVE ERROR DETECTION AND ERROR CORRECTION FOR A MEMORY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13101793
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MEMS DEVICE WITH IMPACTING STRUCTURE FOR ENHANCED RESISTANCE TO STICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13102061
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE MODULE IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13103609
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
SELECTIVE ROUTING OF LOCAL MEMORY ACCESSES AND DEVICE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13104449
|
Filing Dt:
|
05/10/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
PHASE LOCKED LOOP CIRCUIT HAVING A VOLTAGE CONTROLLED OSCILLATOR WITH IMPROVED BANDWIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13104991
|
Filing Dt:
|
05/11/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
OBJECT DETECTION DEVICE WITH VARIABLE SENSITIVITY ELECTRIC FIELD MEASUREMENT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
13105484
|
Filing Dt:
|
05/11/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
TRANSISTORS WITH IMMERSED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13106703
|
Filing Dt:
|
05/12/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR SCALABLE MOVEMENT AND REPLICATION OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
13109013
|
Filing Dt:
|
05/17/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
CHARGE PUMP FOR PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13111580
|
Filing Dt:
|
05/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
MEMORY WITH DISCRETE STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13112077
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE FEATURING A GATE STRESSOR AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13113212
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
CHARGE PUMP CIRCUIT WITH FAST START-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13114100
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHODS AND APPARATUS TO IMPROVE RELIABILITY OF ISOLATED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13116325
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
MICROPROCESSOR SYSTEMS AND METHODS FOR HANDLING INSTRUCTIONS WITH MULTIPLE DEPENDENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13119205
|
Filing Dt:
|
03/16/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
FLEXIBLE BUS DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13120477
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
PROCESSING LOAD WITH NORMAL OR FAST OPERATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13120519
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
WIRELESS COMMUNICATION UNIT, INTEGRATED CIRCUIT AND METHOD OF POWER CONTROL OF A POWER AMPLIFIER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13120707
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
WIRELESS COMMUNICATION DEVICE AND SEMICONDUCTOR PACKAGE DEVICE HAVING A POWER AMPLIFIER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13120712
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR HANDLING AN OUTPUT MISMATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13120874
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
BUS DRIVER FOR AVOIDING AN OVERVOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13122035
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13122321
|
Filing Dt:
|
04/01/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
COMPLEMENTARY BAND-GAP VOLTAGE REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13124961
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT, COMMUNICATION UNIT AND METHOD FOR PHASE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13125502
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
METHOD FOR SINGULATING ELECTRONIC COMPONENTS FROM A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13125856
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
MULTIMODE VOLTAGE REGULATOR AND METHOD FOR PROVIDING A MULTIMODE VOLTAGE REGULATOR OUTPUT VOLTAGE AND AN OUTPUT CURRENT TO A LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13126038
|
Filing Dt:
|
04/26/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13126191
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
FREQUENCY MULTIPLIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13126854
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
LOGIC BUILT-IN SELF-TEST SYSTEM AND METHOD FOR APPLYING A LOGIC BUILT-IN SELF-TEST TO A DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13128025
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
RESOURCE ALLOCATION WITHIN MULTIPLE RESOURCE PROVIDERS BASED ON THE INCOMING RESOURCE REQUEST AND THE EXPECTED STATE TRANSITION OF THE RESOURCE REQUESTING APPLICATION, AND SELECTING A RESOURCE PROVIDER BASED ON THE SUM OF THE PERCENTAGE OF THE RESOURCE PROVIDER CU
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13128900
|
Filing Dt:
|
05/12/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
ALLOCATION OF COMMUNICATION CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13128903
|
Filing Dt:
|
05/12/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
OPERATING PARAMETER CONTROL FOR A POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13129505
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
POWER MOS TRANSISTOR DEVICE AND SWITCH APPARATUS COMPRISING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13129516
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
POWER MOS TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13129845
|
Filing Dt:
|
05/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
COMPILER OPTIMISATION LIKE IDIOM RECOGNITION THROUGH PATTERN MATCHING USING VALUE NUMBERING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13129936
|
Filing Dt:
|
05/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
HIGH POWER SEMICONDUCTOR DEVICE FOR WIRELESS APPLICATIONS AND METHOD OF FORMING A HIGH POWER SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
13130187
|
Filing Dt:
|
05/19/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
CURRENT SENSING CIRCUITRY AND INTEGRATED CIRCUIT AND METHOD FOR SENSING A CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13131349
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
CLOCK GLITCH DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13133168
|
Filing Dt:
|
06/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
CIRCUIT AND METHOD FOR SPEED MONITORING OF AN ELECTRIC MOTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13133958
|
Filing Dt:
|
06/10/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHOD, SYSTEM AND INTEGRATED CIRCUIT FOR ENABLING ACCESS TO A MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13139893
|
Filing Dt:
|
06/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
DETERMINING INITIAL ROTOR POSITION OF AN ALTERNATING CURRENT MOTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13142281
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING DEFLICKER UNIT FOR FILTERING IMAGE DATA, AND A METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13142425
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
CAPACITANCE SENSING CIRCUIT AND METHOD OF CAPACITANCE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13142428
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
OSCILLATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13142857
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
PACKAGE ASSEMBLY AND METHOD OF TUNING A NATURAL RESONANT FREQUENCY OF A PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13143548
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE, AN INTEGRATED CIRCUIT INCLUDING A SEMICONDUCTOR STRUCTURE AND A METHOD FOR MANUFACTURING A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13143550
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
PROCESSING DATA FLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13143551
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
PRIORITY SEARCH TREES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13143863
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
LOGARITHMIC DETECTOR AND METHOD OF PRE-CHARGING AN AVERAGE FILTER ON A LOGARITHMIC DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13145122
|
Filing Dt:
|
07/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING FREQUENCY GENERATION CIRCUITRY FOR CONTROLLING A FREQUENCY SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13145125
|
Filing Dt:
|
07/19/2011
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING FREQUENCY GENERATION CIRCUITRY FOR CONTROLLING A FREQUENCY SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13148487
|
Filing Dt:
|
08/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
CLOCK GLITCH DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13149217
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
CONTROL OF INTERRUPT GENERATION FOR CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13149304
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
CACHE LOCKING CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13150322
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
DOUBLE EDGE TRIGGERED FLIP FLOP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13150831
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13150924
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
ACTIVE TILING PLACEMENT FOR IMPROVED LATCH-UP IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13151778
|
Filing Dt:
|
06/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
METHOD OF PROVIDING AN ELECTRONIC DEVICE INCLUDING DIES, A DIELECTRIC LAYER, AND AN ENCAPSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13153166
|
Filing Dt:
|
06/03/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TRACKING INTELLECTUAL PROPERTY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13156346
|
Filing Dt:
|
06/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR ADDRESS CONFLICT RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13157549
|
Filing Dt:
|
06/10/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
WRITING DATA TO SYSTEM MEMORY IN A DATA PROCESSING SYSTEM IN WHICH CACHE LINE STATES ARE TRACKED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13159635
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
HIGH EFFICIENCY AMPLIFIER WITH REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13159878
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
SELECTIVE MASKING FOR ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13160137
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A CONTROLLED CAVITY AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13160521
|
Filing Dt:
|
06/15/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
VENTED SUBSTRATE FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13160979
|
Filing Dt:
|
06/15/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
CIRCUIT AND METHOD FOR DETERMINING COMPARATOR OFFSETS OF ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13161954
|
Filing Dt:
|
06/16/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
LOW VOLTAGE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13162835
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
BRANCH TARGET BUFFER ADDRESSING IN A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13164009
|
Filing Dt:
|
06/20/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR SNOOP-AND-LEARN INTELLIGENCE IN DATA PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13166552
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
RECOVERY METHOD FOR POOR YIELD AT INTEGRATED CIRCUIT DIE PANELIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13168331
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
BANDWIDTH CONTROL FOR A DIRECT MEMORY ACCESS UNIT WITHIN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13169397
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
WORD LINE FAULT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13169596
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13169664
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
USING BUILT-IN SELF TEST FOR PREVENTING SIDE CHANNEL SECURITY ATTACKS ON MULTI-PROCESSOR SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13169989
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
ADAPTIVE WRITE PROCEDURES FOR NON-VOLATILE MEMORY USING VERIFY READ
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13170009
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
ADAPTIVE WRITE PROCEDURES FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13170206
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
LEADFRAME FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13170208
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
BRACE FOR WIRE BOND
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13170210
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
SYSTEM ON A CHIP WITH INTERLEAVED SETS OF PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13170286
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING A SEQUENCE PROCESSING UNIT AND METHOD OF OPERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13170289
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING A SEQUENCE PROCESSING UNIT AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13171989
|
Filing Dt:
|
06/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
METHOD FOR FORMING A TOROIDAL INDUCTOR IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13172773
|
Filing Dt:
|
06/29/2011
|
Title:
|
DUAL-PIPELINE CABAC ENCODER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
13172775
|
Filing Dt:
|
06/29/2011
|
Title:
|
CONTEXT MODEL CACHE-MANAGEMENT IN A DUAL-PIPELINE CABAC ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13179295
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
ELECTRONIC ELEMENTS AND DEVICES WITH TRENCH UNDER BOND PAD FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13182137
|
Filing Dt:
|
07/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
LEAD FRAME BASED SEMICONDUCTOR PACKAGE AND A METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13182568
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
Integrated Assist Features for Epitaxial Growth
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13182710
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
Title:
|
APPARATUS AND METHODS FOR QUAD FLAT NO LEAD PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13182734
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MEMORY REGION DESCRIPTOR ATTRIBUTE OVERRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13185059
|
Filing Dt:
|
07/18/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
COMPARATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13186091
|
Filing Dt:
|
07/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DATA CONVERSION
|
|