Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 048516/0097 | |
| Pages: | 3 |
| | Recorded: | 03/06/2019 | | |
Attorney Dkt #: | 098645 |
Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
3
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16100952
|
Filing Dt:
|
08/10/2018
|
Publication #:
|
|
Pub Dt:
|
10/03/2019
| | | | |
Title:
|
DYNAMIC INTERLEAVER CHANGE FOR BIT LINE FAILURES IN NAND FLASH STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16136989
|
Filing Dt:
|
09/20/2018
|
Publication #:
|
|
Pub Dt:
|
07/11/2019
| | | | |
Title:
|
RETENTION AWARE BLOCK MAPPING IN FLASH-BASED SOLID STATE DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16151064
|
Filing Dt:
|
10/03/2018
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
SOFT CHIP-KILL RECOVERY USING CONCATENATED CODES
|
|
Assignee
|
|
|
3103 NORTH FIRST STREET |
SAN JOSE, CALIFORNIA 95134 |
|
Correspondence name and address
|
|
KILPATRICK TOWNSEND & STOCKTON LLP
|
|
TWO EMBARCARDERO CENTER
|
|
SUITE 1900
|
|
SAN FRANCISCO, CA 94111
|
Search Results as of:
09/24/2024 11:04 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|