skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:066055/0111   Pages: 9
Recorded: 01/08/2024
Attorney Dkt #:PSG XFER - 27US
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 24
1
Patent #:
7414484
Issue Dt:
08/19/2008
Application #:
11241295
Filing Dt:
09/29/2005
Publication #:
US20070069831
Pub Dt:
03/29/2007
Title:
VOLTAGE CONTROLLED OSCILLATOR CIRCUITRY AND METHODS
2
Patent #:
7639993
Issue Dt:
12/29/2009
Application #:
11295391
Filing Dt:
12/05/2005
Title:
POWER SUPPLY CIRCUITRY FOR DATA SIGNAL TRANSCEIVERS ON INTEGRATED CIRCUITS
3
Patent #:
7495517
Issue Dt:
02/24/2009
Application #:
11610892
Filing Dt:
12/14/2006
Title:
TECHNIQUES FOR DYNAMICALLY ADJUSTING THE FREQUENCY RANGE OF PHASE-LOCKED LOOPS
4
Patent #:
7638990
Issue Dt:
12/29/2009
Application #:
11754295
Filing Dt:
05/27/2007
Title:
TECHNIQUES FOR POWER MANAGEMENT ON INTEGRATED CIRCUITS
5
Patent #:
7602260
Issue Dt:
10/13/2009
Application #:
11944386
Filing Dt:
11/21/2007
Title:
PROGRAMMABLE SUPPLY VOLTAGE REGULATOR FOR OSCILLATOR
6
Patent #:
8081079
Issue Dt:
12/20/2011
Application #:
12134458
Filing Dt:
06/06/2008
Title:
PLD PACKAGE WITH COORDINATED RFID TAG
7
Patent #:
7639041
Issue Dt:
12/29/2009
Application #:
12181313
Filing Dt:
07/28/2008
Title:
HOTSOCKET-COMPATIBLE BODY BIAS CIRCUITRY WITH POWER-UP CURRENT REDUCTION CAPABILITIES
8
Patent #:
8255702
Issue Dt:
08/28/2012
Application #:
12630629
Filing Dt:
12/03/2009
Title:
PROGRAMMABLE LOGIC DEVICE WITH IMPROVED SECURITY
9
Patent #:
7999361
Issue Dt:
08/16/2011
Application #:
12709289
Filing Dt:
02/19/2010
Publication #:
US20110204493
Pub Dt:
08/25/2011
Title:
SHIELDING STRUCTURE FOR TRANSMISSION LINES
10
Patent #:
8477831
Issue Dt:
07/02/2013
Application #:
12860482
Filing Dt:
08/20/2010
Publication #:
US20120307878
Pub Dt:
12/06/2012
Title:
MULTI-PROTOCOL MULTIPLE-DATA-RATE AUTO-SPEED NEGOTIATION ARCHITECTURE FOR A DEVICE
11
Patent #:
8378723
Issue Dt:
02/19/2013
Application #:
12910054
Filing Dt:
10/22/2010
Title:
VOLTAGE-CONTROLLED-OSCILLATOR CIRCUITRY WITH POWER SUPPLY NOISE REJECTION
12
Patent #:
8878296
Issue Dt:
11/04/2014
Application #:
12910416
Filing Dt:
10/22/2010
Title:
ELECTROSTATIC DISCHARGE PROTECTION CIRCUITRY
13
Patent #:
9131604
Issue Dt:
09/08/2015
Application #:
13078701
Filing Dt:
04/01/2011
Title:
AN INTERTWINED PAIR OF CONDUCTIVE PATHS ARRANGED IN A DIELECTRIC STACK AND HAVING AT LEAST THREE METAL LAYERS
14
Patent #:
8558355
Issue Dt:
10/15/2013
Application #:
13206169
Filing Dt:
08/09/2011
Publication #:
US20110291248
Pub Dt:
12/01/2011
Title:
SHIELDING STRUCTURE FOR TRANSMISSION LINES
15
Patent #:
9256266
Issue Dt:
02/09/2016
Application #:
13289953
Filing Dt:
11/04/2011
Title:
NEGATIVE BIT LINE DRIVER CIRCUITRY
16
Patent #:
8502676
Issue Dt:
08/06/2013
Application #:
13310519
Filing Dt:
12/02/2011
Publication #:
US20120075081
Pub Dt:
03/29/2012
Title:
PLD PACKAGE WITH COORDINATED RFID TAG
17
Patent #:
8812869
Issue Dt:
08/19/2014
Application #:
13557005
Filing Dt:
07/24/2012
Title:
PROGRAMMABLE LOGIC DEVICE WITH IMPROVED SECURITY
18
Patent #:
8700825
Issue Dt:
04/15/2014
Application #:
13679061
Filing Dt:
11/16/2012
Title:
HETEROGENEOUS HIGH-SPEED SERIAL INTERFACE SYSTEM WITH PHASE-LOCKED LOOP ARCHITECTURE AND CLOCK DISTRIBUTION SYSTEM
19
Patent #:
9245835
Issue Dt:
01/26/2016
Application #:
13955849
Filing Dt:
07/31/2013
Title:
INTEGRATED CIRCUIT PACKAGE WITH REDUCED PAD CAPACITANCE
20
Patent #:
8823135
Issue Dt:
09/02/2014
Application #:
14040300
Filing Dt:
09/27/2013
Publication #:
US20140048915
Pub Dt:
02/20/2014
Title:
SHIELDING STRUCTURE FOR TRANSMISSION LINES
21
Patent #:
8812755
Issue Dt:
08/19/2014
Application #:
14195201
Filing Dt:
03/03/2014
Publication #:
US20140176188
Pub Dt:
06/26/2014
Title:
HETEROGENEOUS HIGH-SPEED SERIAL INTERFACE SYSTEM WITH PHASE-LOCKED LOOP ARCHITECTURE AND CLOCK DISTRIBUTION SYSTEM
22
Patent #:
9171185
Issue Dt:
10/27/2015
Application #:
14331016
Filing Dt:
07/14/2014
Title:
PROGRAMMABLE LOGIC DEVICE WITH IMPROVED SECURITY
23
Patent #:
9564863
Issue Dt:
02/07/2017
Application #:
14536443
Filing Dt:
11/07/2014
Title:
Circuits and Methods For Variable Gain Amplifiers
24
Patent #:
9378043
Issue Dt:
06/28/2016
Application #:
14724089
Filing Dt:
05/28/2015
Title:
MULTILAYER QUALITY OF SERVICE (QOS) FOR NETWORK FUNCTIONS VIRTUALIZATION PLATFORMS
Assignor
1
ALTERA CORPORATION
Exec Dt:
12/22/2023
Assignee
1
INTEL CORPORATION
2200 MISSION COLLEGE BOULEVARD
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
ANGELA MILLER
C/O CLARIVATE
P.O. BOX 5427
TUCSON, AZ 85703

Search Results as of: 06/07/2024 05:43 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT