Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 037335/0119 | |
| Pages: | 2 |
| | Recorded: | 12/19/2015 | | |
Attorney Dkt #: | LAPIS.1130 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
14974392
|
Filing Dt:
|
12/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND BATTERY VOLTAGE MEASURING METHOD THAT PREVENTS MEASUREMENT ERROR CAUSED BY PARAMETRIC CAPACITANCE
|
|
Assignee
|
|
|
2-4-8 SHINYOKOHAMA, KOUHOKU-KU |
YOKOHAMA, JAPAN 222-8575 |
|
Correspondence name and address
|
|
VOLENTINE & WHITT, PLLC
|
|
11951 FREEDOM DRIVE, 13TH FLOOR
|
|
RESTON, VA 20190
|
Search Results as of:
05/28/2024 11:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|