Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011570/0121 | |
| Pages: | 3 |
| | Recorded: | 02/20/2001 | | |
Conveyance: | INVALID DOCUMENT. SEE RECORDING AT REEL 012293 FRAME 0810. (RE-RECORDED TO CORRECT THE RECORDATION NOTICE) |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09179178
|
Filing Dt:
|
10/27/1998
|
Title:
|
METHOD OF SIMULATING AN INTEGRATED CIRCUIT FOR ERROR CORRECTION IN A CONFIGURATION MODEL, AND A COMPUTER-READABLE RECORDING MEDIUM
|
|
Assignee
|
|
|
2-3, MARUNOUCHI 2-CHOME, CHIYODA-KU |
TOKYO 100-8310, JAPAN |
|
Correspondence name and address
|
|
OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT
|
|
MARVIN J. SPIVAK
|
|
1755 JEFF DAVIS HWY., 4TH FLOOR
|
|
ARLINGTON, VA 22202
|
Search Results as of:
05/25/2024 09:11 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|