USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	023802/0124			Pages:	386
		Recorded:	01/14/2010
Attorney Dkt #:	609612800100
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 11

Patent #:	6913987	Issue Dt:	07/05/2005	Application #:	10728388	Filing Dt:	12/05/2003
Publication #:	US20040115912	Pub Dt:	06/17/2004
Title:	METHOD FOR FABRICATING SELF-ALIGNED CONTACT CONNECTIONS ON BURIED BIT LINES

Patent #:	7075137	Issue Dt:	07/11/2006	Application #:	10890803	Filing Dt:	07/14/2004
Publication #:	US20050045935	Pub Dt:	03/03/2005
Title:	SEMICONDUCTOR MEMORY HAVING CHARGE TRAPPING MEMORY CELLS

Patent #:	7034336	Issue Dt:	04/25/2006	Application #:	10911994	Filing Dt:	08/05/2004
Publication #:	US20050064659	Pub Dt:	03/24/2005
Title:	CAPACITORLESS 1-TRANSISTOR DRAM CELL AND FABRICATION METHOD

Patent #:	7205195	Issue Dt:	04/17/2007	Application #:	11006049	Filing Dt:	12/07/2004
Publication #:	US20050085037	Pub Dt:	04/21/2005
Title:	METHOD FOR FABRICATING NROM MEMORY CELLS WITH TRENCH TRANSISTORS

Patent #:	7094648	Issue Dt:	08/22/2006	Application #:	11023041	Filing Dt:	12/27/2004
Publication #:	US20050164456	Pub Dt:	07/28/2005
Title:	METHOD FOR FABRICATING AN NROM MEMORY CELL ARRAY

Patent #:	7323388	Issue Dt:	01/29/2008	Application #:	11072695	Filing Dt:	03/04/2005
Publication #:	US20050196923	Pub Dt:	09/08/2005
Title:	SONOS MEMORY CELLS AND ARRAYS AND METHOD OF FORMING THE SAME

Patent #:	7259993	Issue Dt:	08/21/2007	Application #:	11145520	Filing Dt:	06/03/2005
Publication #:	US20060274581	Pub Dt:	12/07/2006
Title:	REFERENCE SCHEME FOR A NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE

Patent #:	7184291	Issue Dt:	02/27/2007	Application #:	11145541	Filing Dt:	06/03/2005
Publication #:	US20050286296	Pub Dt:	12/29/2005
Title:	SEMICONDUCTOR MEMORY HAVING CHARGE TRAPPING MEMORY CELLS AND FABRICATION METHOD

Patent #:	7190621	Issue Dt:	03/13/2007	Application #:	11145551	Filing Dt:	06/03/2005
Publication #:	US20060274576	Pub Dt:	12/07/2006
Title:	SENSING SCHEME FOR A NON-VOLATILE SEMICONDUCTOR MEMORY CELL

Patent #:	7427548	Issue Dt:	09/23/2008	Application #:	11170187	Filing Dt:	06/29/2005
Publication #:	US20070004153	Pub Dt:	01/04/2007
Title:	METHOD FOR PRODUCING CHARGE-TRAPPING MEMORY CELL ARRAYS

Patent #:	7341904	Issue Dt:	03/11/2008	Application #:	11367731	Filing Dt:	03/03/2006
Publication #:	US20060177980	Pub Dt:	08/10/2006
Title:	CAPACITORLESS 1-TRANSISTOR DRAM CELL AND FABRICATION METHOD

Assignors

Exec Dt:

04/25/2006

Exec Dt:

04/25/2006

Assignee

GUSTAV-HEINEMANN-RING 212

MUNICH, GERMANY 81739

Correspondence name and address
	JONATHAN BOCKMAN
	C/O MORRISON & FOERSTER LLP
	1650 TYSONS BOULEVARD, SUITE 400
	MCLEAN, VA 22102

Search Results as of: 09/22/2024 02:05 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6