|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09765740
|
Filing Dt:
|
01/19/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
METHOD FOR FORMING TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09768107
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
LASER CLEANING PROCESS FOR SEMICONDUCTOR MATERIAL AND THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09769710
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ALIGNMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09769886
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
MULTILAYERED TAPERED TRANSMISSION LINE, DEVICE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09772632
|
Filing Dt:
|
01/30/2001
|
Title:
|
SELECTIVE REMOVAL OF A METAL OXIDE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09772668
|
Filing Dt:
|
01/30/2001
|
Title:
|
REFERENCE VOLTAGE GENERATOR FOR MRAM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09772669
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
MRAM ARCHITECTURE AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
09772830
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
MEMORY ACCESS WITH CONSECUTIVE ADDRESSES CORRESPONDING TO DIFFERENT ROWS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
09773806
|
Filing Dt:
|
02/01/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPERATING A COMMUNICATION BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09774934
|
Filing Dt:
|
01/31/2001
|
Title:
|
Content addressable magnetic random access memory
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09774949
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
NON-VOLATILE MAGNETIC REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09774983
|
Filing Dt:
|
01/31/2001
|
Title:
|
NON-VOLATILE MAGNETIC CACHE MEMORY AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09779886
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
DATA PROCESSOR AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09780720
|
Filing Dt:
|
02/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
SCALEABLE ARBITRATION AND PRIORITIZATION OF MULTIPLE INTERRUPTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
09781492
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
DESIGN ANALYSIS TOOL FOR PATH EXTRACTION AND FALSE PATH IDENTIFICATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09784279
|
Filing Dt:
|
02/16/2001
|
Title:
|
SIGNAL GENERATOR, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09788815
|
Filing Dt:
|
02/21/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
DATA PROCESSING SYSTEM WITH ON-CHIP FIFO FOR STORING DEBUG INFORMATION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09788816
|
Filing Dt:
|
02/21/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING AN ON-CHIP BACKGROUND DEBUG SYSTEM AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
09789242
|
Filing Dt:
|
02/20/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
APPARATUS AND METHOD FOR PERFORMING SISO DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09790445
|
Filing Dt:
|
02/21/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
FRACTIONAL N SYNTHESIZER WITH REDUCED FRACTIONALIZATION SPURS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
09791950
|
Filing Dt:
|
02/22/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
SIGNAL DETECTION USING A CDMA RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09792466
|
Filing Dt:
|
02/26/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
MAGNETOELECTRONICS ELEMENT HAVING A STRESSED OVER-LAYER CONFIGURED FOR ALTERATION OF THE SWITCHING ENERGY BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09793163
|
Filing Dt:
|
02/27/2001
|
Title:
|
MAGNETORESISTIVE MIDPOINT GENERATOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
09794285
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
APPARATUS FOR RECEIVING AND RECOVERING FREQUENCY SHIFT KEYED SYMBOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09794999
|
Filing Dt:
|
02/28/2001
|
Title:
|
PLASMA-ENHANCED CHEMICAL VAPOR DEPOSITION (CVD) METHOD TO FILL A TRENCH IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09795784
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
GROWTH OF COMPOUND SEMICONDUCTOR STRUCTURES ON PATTERNED OXIDE FILMS AND PROCESS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09797558
|
Filing Dt:
|
03/02/2001
|
Title:
|
LITHOGRAPHIC TEMPLATE AND METHOD OF FORMATION AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09798216
|
Filing Dt:
|
03/05/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
DC OFFSET CORRECTION SCHEME FOR WIRELESS RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09798390
|
Filing Dt:
|
03/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING REDIRECTING CIRCUITRY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
09800935
|
Filing Dt:
|
03/07/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD AND DEVICE FOR CREATING AND USING PRE-INTERNALIZED PROGRAM FILES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09801522
|
Filing Dt:
|
03/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
LITHOGRAPHY METHOD FOR FORMING SEMICONDUCTOR DEVICES ON A WAFER UTILIZING ATOMIC FORCE MICROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09803749
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD OF PREPARING COPPER METALLIZATION DIE FOR WIREBONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09803750
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
DEMODULATOR FOR A RADIO RECEIVER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09809377
|
Filing Dt:
|
03/15/2001
|
Title:
|
DISTRIBUTED AMPLIFIER HAVING SEPARATELY BIASED SECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09810681
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SWITCH ASSEMBLY AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09811656
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
HIGH- K DIELECTRIC FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09817408
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD FOR PATTERNING RESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09818337
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
RADIO RECEIVER HAVING A DYNAMIC BANDWIDTH FILTER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09819388
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
LITHOGRAPHIC TEMPLATE AND METHOD OF FORMATION AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09819393
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
MICROELECTRONIC ASSEMBLY WITH DIE SUPPORT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09819438
|
Filing Dt:
|
03/29/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
SPARSE-CARRIER DEVICES AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09823310
|
Filing Dt:
|
04/02/2001
|
Title:
|
METHOD OF PREVENTING TWO NEIGHBORING CONTACTS FROM A SHORT-CIRCUIT CAUSED BY A VOID BETWEEN THEM AND DEVICE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09825705
|
Filing Dt:
|
04/05/2001
|
Title:
|
MAGNETIC ELEMENT WITH IMPROVED FIELD RESPONSE AND FABRICATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09832149
|
Filing Dt:
|
04/11/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
OUTPUT BUFFER HAVING A PRE-DRIVER TRANSITION CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09834866
|
Filing Dt:
|
04/16/2001
|
Title:
|
METHOD FOR CONTROLLING SWITCHED RELUCTANCE MOTOR, AND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09835276
|
Filing Dt:
|
04/16/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METHOD FOR FORMING A COPPER INTERCONNECT USING A MULTI-PLATEN CHEMICAL MECHANICAL POLISHING (CMP) PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09835770
|
Filing Dt:
|
04/16/2001
|
Title:
|
METHOD FOR FORMING A HIGH DIELECTRIC CONSTANT MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09836668
|
Filing Dt:
|
04/16/2001
|
Title:
|
Method for making a hafnium-based insulating film
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09839663
|
Filing Dt:
|
04/23/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09842453
|
Filing Dt:
|
04/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD FOR REDUCING CHARGE DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09845059
|
Filing Dt:
|
04/27/2001
|
Title:
|
LOW POWER VOLTAGE REGULATOR WITH IMPROVED ON-CHIP NOISE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09845117
|
Filing Dt:
|
04/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH A SERIAL TRANSISTOR STRUCTURE WITH ISOLATED WELL AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09845600
|
Filing Dt:
|
04/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
METHOD FOR PROVIDING SEMICONDUCTOR DEVICE AND CORRESPONDING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09846086
|
Filing Dt:
|
05/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
OPTICAL DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09846087
|
Filing Dt:
|
05/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
OPTO-COUPLING DEVICE STRUCTURE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09847487
|
Filing Dt:
|
05/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
METHOD FOR PRODUCING TEST PATTERNS FOR TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09849704
|
Filing Dt:
|
05/07/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
MEMORY INTERFACE PROTOCOL USING TWO ADDRESSING MODES AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09851206
|
Filing Dt:
|
05/08/2001
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09858126
|
Filing Dt:
|
05/15/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CURRENT DEMAND IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09859324
|
Filing Dt:
|
05/16/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
MULTIPLE LEVEL BUILT-IN SELF-TEST CONTROLLER AND MEHOD THEREFOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09859326
|
Filing Dt:
|
05/16/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
External control of algorithm execution in a built-in self-test circuit and method therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09859333
|
Filing Dt:
|
05/16/2001
|
Title:
|
Recording of result information in a built-in self-test circuit and method therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09864098
|
Filing Dt:
|
05/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
BONDING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09865266
|
Filing Dt:
|
05/25/2001
|
Title:
|
METHODS AND APPARATUS FOR AMPLIFYING A TELECOMMUNICATION SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09865855
|
Filing Dt:
|
05/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND A METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09870205
|
Filing Dt:
|
05/29/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
TEST ACCESS MECHANISM FOR SUPPORTING A CONFIGURABLE BUILT-IN SELF-TEST CIRCUIT AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09871063
|
Filing Dt:
|
05/31/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SPEECH RECOGNITION USING POLYNOMIAL EXPANSION AND HIDDEN MARKOV MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09871854
|
Filing Dt:
|
05/31/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
TEMPERATURE-CONTROLLED CHUCK AND METHOD FOR CONTROLLING THE TEMPERATURE OF A SUBSTANTIALLY FLAT OBJECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09872270
|
Filing Dt:
|
05/31/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMBINING A WIRELESS RECEIVER AND A NON-WIRELESS RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09872283
|
Filing Dt:
|
05/31/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SWITCHING AMPLIFIER HAVING DIGITAL CORRECTION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09873810
|
Filing Dt:
|
06/04/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT DEVICE USING DUMMY FEATURES AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09873818
|
Filing Dt:
|
06/04/2001
|
Title:
|
SIGNAL SAMPLING CIRCUIT WITH HIGH FREQUENCY NOISE IMMUNITY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09877531
|
Filing Dt:
|
06/08/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR MEASURING THE DEGRADATION OF A TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09881332
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
INTEGRATION OF TWO MEMORY TYPES ON THE SAME INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
09882190
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
MULTICODE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09884345
|
Filing Dt:
|
06/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
GROOVED CHANNEL SCHOTTKY MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09884376
|
Filing Dt:
|
06/18/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR A CLOCK CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09884377
|
Filing Dt:
|
06/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR A TRAFFIC SHAPER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09885409
|
Filing Dt:
|
06/21/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE INCLUDING A METAL OXIDE INTERFACE WITH SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
09885487
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
IMAGE REJECTION MIXER WITH SWITCHABLE HIGH OR LOW SIDE INJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09885574
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
FIRST-IN, FIRST-OUT MEMORY SYSTEM HAVING BOTH SIMULTANEOUS AND ALTERNATING DATA ACCESS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09885575
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR FORMING A PATTERN ON AN INTEGRATED CIRCUIT USING DIFFERING EXPOSURE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09888278
|
Filing Dt:
|
06/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING BUS ARBITRATION DURING CACHE MEMORY BURST CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09892987
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING THE TIMING OF A COMMUNICATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09894368
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
MULTI-LAYER TUNNELING DEVICE WITH A GRADED STOICHIOMETRY INSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09896079
|
Filing Dt:
|
06/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR ANALYZING SMALL SIGNAL RESPONSE AND NOISE IN NONLINEAR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09896534
|
Filing Dt:
|
06/30/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
ODD HARMONICS REDUCTION OF PHASE ANGLE CONTROLLED LOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09901365
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD FOR CHEMICAL MECHANICAL POLISHING (CMP) WITH ALTERING THE CONCENTRATION OF OXIDIZING AGENT IN SLURRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09901366
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
COMPONENT HAVING A FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09901381
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
DEVICE FOR PERFORMING SURFACE TREATMENT ON SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09905756
|
Filing Dt:
|
07/14/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09905903
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
INTEGRATED IMPEDANCE MATCHING AND STABILITY NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09906783
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FABRICATING HETEROJUNCTION BIPOLAR TRANSISTORS AND HIGH ELECTRON MOBILITY TRANSISTORS UTILIZING THE FORMATION OF A COMPLAINT SUBSTRATES FOR MATERIALS USED TO FORM THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09906874
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
METHOD FOR ADDING FEATURES TO A DESIGN LAYOUT AND PROCESS FOR DESIGNING A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09908707
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FABRICATING EPITAXIAL SEMICONDUCTOR ON INSULATOR (SOI) STRUCTURES AND DEVICES UTILIZING THE FORMATION OF A COMPLIANT SUBSTRATE FOR MATERIALS USED TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
09908888
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
FABRICATION OF A WAVELENGTH LOCKER WITHIN A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09908902
|
Filing Dt:
|
07/20/2001
|
Title:
|
USING SILICATE LAYERS FOR COMPOSITE SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
09909562
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILLING LINES IN A CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09910022
|
Filing Dt:
|
07/23/2001
|
Title:
|
MICROPROCESSOR STRUCTURE HAVING A COMPOUND SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
09910554
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR EXTRACTING A PORTION OF DATA IN A SOURCE REGISTER AND ARRANGING IT ON ONE SIDE OF A DESTINATION REGISTER
|
|