Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021084/0130 | |
| Pages: | 3 |
| | Recorded: | 06/12/2008 | | |
| Attorney Dkt #: | 3510.60US02 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12025720
|
Filing Dt:
|
02/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
|
Title:
|
ON-CHIP PACKET INTERFACE PROCESSOR ENCAPSULATING MEMORY ACCESS FROM MAIN PROCESSOR TO EXTERNAL SYSTEM MEMORY IN SERIAL PACKET SWITCHED PROTOCOL
|
|
|
Assignee
|
|
|
|
|
| 50 COMMONWEALTH AVENUE |
| SUITE 504 |
| BOSTON, MASSACHUSETTS 02116 |
|
|
Correspondence name and address
|
| |
BRAD PEDERSEN
|
| |
80 SOUTH EIGHTH STREET
|
| |
4800 IDS CENTER
|
| |
MINNEAPOLIS, MN 55402
|
Search Results as of:
06/26/2024 08:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
