Total properties:
15
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14834357
|
Filing Dt:
|
08/24/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANAGING ESTIMATION AND CALIBRATION OF NON-IDEALITY OF A PHASE INTERPOLATOR (PI)-BASED CLOCK AND DATA RECOVERY (CDR) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14859654
|
Filing Dt:
|
09/21/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
APPARATUS FOR MANAGING CLOCK DUTY CYCLE CORRECTION (DCC)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14924282
|
Filing Dt:
|
10/27/2015
|
Publication #:
|
|
Pub Dt:
|
03/16/2017
| | | | |
Title:
|
DECISION FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
15138758
|
Filing Dt:
|
04/26/2016
|
Title:
|
CLOCK AND DATA RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
15286029
|
Filing Dt:
|
10/05/2016
|
Title:
|
HALF-RATE BANG-BANG PHASE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15349193
|
Filing Dt:
|
11/11/2016
|
Publication #:
|
|
Pub Dt:
|
03/22/2018
| | | | |
Title:
|
SYSTEM FOR SERIALIZING HIGH SPEED DATA SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15427554
|
Filing Dt:
|
02/08/2017
|
Publication #:
|
|
Pub Dt:
|
06/07/2018
| | | | |
Title:
|
DRIVER CIRCUIT FOR TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
15695491
|
Filing Dt:
|
09/05/2017
|
Publication #:
|
|
Pub Dt:
|
03/08/2018
| | | | |
Title:
|
MULTI-LEVEL CLOCK AND DATA RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15862510
|
Filing Dt:
|
01/04/2018
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
HIGH GAIN DIFFERENTIAL AMPLIFIER WITH COMMON-MODE FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2019
|
Application #:
|
15862559
|
Filing Dt:
|
01/04/2018
|
Title:
|
CLOCK DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15862857
|
Filing Dt:
|
01/05/2018
|
Publication #:
|
|
Pub Dt:
|
03/28/2019
| | | | |
Title:
|
FAST LOCKING CLOCK AND DATA RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15863422
|
Filing Dt:
|
01/05/2018
|
Publication #:
|
|
Pub Dt:
|
03/21/2019
| | | | |
Title:
|
LOCK TIME MEASUREMENT OF CLOCK AND DATA RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2019
|
Application #:
|
15876693
|
Filing Dt:
|
01/22/2018
|
Publication #:
|
|
Pub Dt:
|
05/02/2019
| | | | |
Title:
|
Programmable Shift Register With Programmable Load Location
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15876752
|
Filing Dt:
|
01/22/2018
|
Title:
|
Programmable Data Width Converter Device, System And Method Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
15901212
|
Filing Dt:
|
02/21/2018
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
CLOCK AND DATA RECOVERY (CDR) CIRCUIT
|
|