Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 008686/0142 | |
| Pages: | 3 |
| | Recorded: | 07/17/1997 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08896333
|
Filing Dt:
|
07/17/1997
|
Title:
|
STATIC SEMICONDUCTOR MEMORY DEVICE DRIVING BIT LINE POTENTIAL BY BIPOLAR TRANSISTOR SHARED BY ADJACENT MEMORY CELLS
|
|
Assignee
|
|
|
CHIYODA-KU |
2-3, MARUNOUCHI 2-CHOME |
TOKYO 100, JAPAN |
|
Correspondence name and address
|
|
LOWE, PRICE, LEBLANC ET AL.
|
|
IRAH H. DONNER
|
|
99 CANAL CENTER PLAZA
|
|
SUITE 300
|
|
ALEXANDRIA, VA 22314
|
Search Results as of:
09/23/2024 03:08 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|