|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08929128
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR GENERATING COMMANDS TO A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08929686
|
Filing Dt:
|
09/15/1997
|
|
Title:
|
ETCHING APPARATUS AND METHOD OF ETCHING A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08931982
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08932398
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
COMBINED TRENCH ISOLATION AND INLAID PROCESS FOR INTEGRATED CIRCUIT FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08935572
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CIRCUIT MODULE CONCURRENTLY WITH A NON-VOLATILE MEMORY OPERATION IN A MULTI-MODULE DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
08936371
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DISTINGUISHING REGISTER READS FROM MEMORY READS IN A FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08936373
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD AND APPARTUS FOR SUSPENDING A PROGRAM/ERASE OPERATION IN A FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08937451
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
DATA PROCESSING SYSTEM WITH MEMORY PATCHING AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08937759
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08939157
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
APPARATUS AND METHOD FOR ENABLING ELEMENTS OF A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08939284
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEGMENTED BUS ARCHITECTURE (SBA) FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08939397
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF BUILDING AN EPROM CELL WITHOUT DRAIN DISTRUB AND REDUCED SELECT GATE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08939637
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08939641
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
SEMICONDUCTOR DIE BUMPING METHOD UTILIZING VACUUM STENCIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08939764
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08940097
|
Filing Dt:
|
09/29/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE WITH REDUCED CHARGE TRAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08940605
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE OVERLAPPING ROWS OF BOND PADS WITH CONDUCTIVE INTERCONNECTS AND METHOD OF PAD PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
08941913
|
Filing Dt:
|
10/01/1997
|
|
Title:
|
SELECTIVE CALL RECEIVER HAVING AN APPARATUS FOR MODIFYING AN ANALOG SIGNAL TO A DIGITAL SIGNAL AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08942740
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
INTEGRATED CIRCUIT HAVING BUFFERING CIRCUITRY WITH SLEW RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08942892
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
"LOW NOISE PREAMPLIFIER"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08943018
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
TWO STEP WIRE BOND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08943020
|
Filing Dt:
|
10/02/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08943325
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
OVERVOLTAGE PROTECTION DEVICE AND METHOD FOR INCREASING SHUNT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08943442
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08944279
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
FAST SQUELCH CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08944609
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
APPARATUS AND METHOD FOR DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08944639
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER USING DITHER AND METHOD FOR CONVERTING ANALOG SIGNALS TO DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08944655
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
DATA PROCESSING SYSTEM FOR CONTROLLING EXECUTION OF A DEBUG FUNCTION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08944777
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
UNBUFFERED LATCH RESISTANT TO BACK-WRITING AND METHOD OF OPERATION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08946148
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTING A REGISTER BANK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08949517
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
VIDEO OVERLAY CIRCUIT AND METHOD FOR OVERLAYING A VIDEO SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08949825
|
Filing Dt:
|
10/14/1997
|
|
Title:
|
PROCESS FOR FORMING FIELD ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08950605
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
METHOD FOR COATING A SUBSTRATE WITH A COATING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08954130
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
APPARATUS USING A MULTIPLE INSTRUCTION REGISTER LOGARITHM BASED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08954149
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD FOR FORMING A CONDUCTIVE STRUCTURE HAVING A COMPOSITE OR AMORPHOUS BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954160
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
LITHOGRAPHIC PROXIMITY CORRECTION THROUGH SUBSET FEATURE MODIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08954190
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR COPPER AND METHOD OF USE IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08954191
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR POLISHING COPPER INTERCONNECTS WHICH USE TANTALUM-BASED BARRIER LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08954241
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
UNIVERSAL TRANSPORT APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954265
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
METHOD AND SYSTEM FOR EFFICIENT MESSAGE VALIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08954386
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
READ ONLY MEMORY ARRAY AND A METHOD OF MANUFACTURING THE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08956966
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SYSTEM AND METHOD FOR RECOVERING A MICROPROCESSOR FROM A LOCKED BUS STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08958646
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
METHOD AND CIRCUIT FOR CONTROLLING A PRECHARGE CYCLE OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08958738
|
Filing Dt:
|
10/27/1997
|
|
Title:
|
METHOD FOR CANCELING PARTIAL LINE FETCH FOR CACHE WHEN NEW DATA IS REQUESTED DURING CURRENT FETCH AND INVALIDATING PORTION OF PREVIOUSLY FETCHED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08959554
|
Filing Dt:
|
10/28/1997
|
|
Title:
|
METHOD FOR MAKING A FERROELECTRIC DEVICE HAVING A TANTALUM NITRIDE BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08962008
|
Filing Dt:
|
10/31/1997
|
|
Title:
|
METHOD FOR BUMPING AND PACKAGING SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08963212
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
NON-VOLATILE MEMORY CELL AND METHOD OF PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08963321
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR AFFECTING SUBSEQUENT INSTRUCTION PROCESSING IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08963436
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08963438
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING COPPER COORDINATING LIGANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08963443
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE INCLUDING A DUAL INLAID STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08963486
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING SYSTEM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08963487
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CHEMICAL MECHANICAL PLANARIZATION SYSTEM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08963492
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CAPACITOR AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08963494
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
LCD DRIVER MODULE AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08963580
|
Filing Dt:
|
11/06/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A MEMORY CELL AND PERIPHERAL PORTION AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08963627
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
ANALOG COMPARATOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08965640
|
Filing Dt:
|
11/06/1997
|
|
Title:
|
SYNCHRONOUS MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08965686
|
Filing Dt:
|
11/06/1997
|
|
Title:
|
SIMD COMPUTATION OF RANK BASED FILTERS FOR M X N GRIDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08966831
|
Filing Dt:
|
11/10/1997
|
|
Title:
|
METHOD FOR REDUCING POWER CONSUMPTION IN A PORTABLE ELECTRONIC DEVICE WITH A LIQUID CRYSTAL DISPLAY SCREEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08970272
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
METHOD FOR PLATING USING NESTED PLATING BUSES AND SEMICONDUCTOR DEVICE HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08970703
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR IMAGE SENSOR AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08970720
|
Filing Dt:
|
11/14/1997
|
|
Title:
|
SEMICONDUCTOR IMAGE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
08971257
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
APPARATUS AND METHOD FOR DETERMINING A SYNCHRONIZATION SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08972069
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
DATA PROCESSOR WITH A PRIVILEGED STATE FIREWALL AND METHOD THEREFORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08974894
|
Filing Dt:
|
11/20/1997
|
|
Title:
|
METHOD OF FORMING A SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08975720
|
Filing Dt:
|
11/21/1997
|
|
Title:
|
FRAME EMBEDDED IN A POLYMERIC ENCAPSULANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08976469
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
METHOD FOR FORMING A TENSILE PLASMA ENHANCED NITRIDE CAPPING LAYER OVER A GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08976472
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
METHOD FOR REALLOCATING DATA IN A DISCRETE MULTI-TONE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08976835
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
DYNAMIC MEMORY DEVICE WITH REFRESH CIRCUIT AND REFRESH METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08979331
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
METHOD FOR TESTING PRESSURE SENSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08980220
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
AMPLIFIER CIRCUIT AND METHOD FOR INCREASING LINEARITY OF THE AMPLIFIER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08980250
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
INPUT CIRCUIT AND METHOD FOR PROTECTING THE INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08980422
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
ADAPTIVE MOTOR CONTROL CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08980782
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE USING CHEMICAL-MECHANICAL POLISHING HAVING A COMBINATION-STEP PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08980783
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SUB-CHIP-SCALE PACKAGE STRUCTURE AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08986481
|
Filing Dt:
|
12/08/1997
|
|
Title:
|
TEMPERATURE COMPENSATED DECIBEL LINEAR VARIABLE GAIN AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08986483
|
Filing Dt:
|
12/08/1997
|
|
Title:
|
DIGITAL HORIZONTAL FLYBACK CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08987361
|
Filing Dt:
|
12/09/1997
|
|
Title:
|
METHOD AND OUTPUT BUFFER WITH PROGRAMMABLE BIAS TO ACCOMMODATE MULTIPLE SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08989726
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
SYSTEM FOR PROVIDING AN UNINTERRUPTED SUPPLY VOLTAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08990596
|
Filing Dt:
|
12/15/1997
|
|
Title:
|
CIRCUIT WITH OVERVOLTAGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08990780
|
Filing Dt:
|
12/15/1997
|
|
Title:
|
COMPUTER INSTRUCTION WHICH GENERATES MULTIPLE RESULTS OF DIFFERENT DATA TYPES TO IMPROVE SOFTWARE EMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08992465
|
Filing Dt:
|
12/17/1997
|
|
Title:
|
HIGH IMPEDANCE SIGNAL CONVERSION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08992466
|
Filing Dt:
|
12/17/1997
|
|
Title:
|
MULTI BUS ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08993514
|
Filing Dt:
|
12/18/1997
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING FLOATING POINT PROJECTION INTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08993603
|
Filing Dt:
|
12/18/1997
|
|
Title:
|
PASSIVATION OF OXIDE-COMPOUND SEMICONDUCTOR INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
08994389
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
METHOD OF FORMING MASK WITH ANGLED STRUTS OF REDUCED HEIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08994524
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
SIGMA DELTA CONVERTER WITH FEED-FOPRWARD PATH TO STABILIZE INTEGRATOR SIGNAL SWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08995359
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
MULTIPLE CONTEXT SOFTWARE ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08996000
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
08996165
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
TRANSMITTER AND RECEIVER SUPPORTING DIFFERING SPEED CODECS OVER SINGLE LINKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08996900
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
FREQUENCY SHIFT MODULATION AUTOMATIC FREQUENCY CORRECTION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08996903
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
PHASE DETECTOR CIRCUIT AND METHOD OF PHASE DETECTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08997615
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAVITY AND NETHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
08997622
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
CIRCUIT AND METHOD FOR INTERLEAVING A DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08997714
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT OR CONDUCTIVE FILM ELECTRICALLY INSULATED FROM A CONDUCTIVE MEMBER OR REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08998367
|
Filing Dt:
|
12/24/1997
|
|
Title:
|
IMAGE REJECT TRANSCEIVER AND METHOD OF REJECTING AN IMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08998562
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
ARITHMETIC LOGIC UNIT HAVING PRESHIFT AND PREROUND CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08998564
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
MULTIPLE BIST CONTROLLERS FOR TESTING MULTIPLE EMBEDDED MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
08998696
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
PATTERN DISPLAY CIRCUIT
|
|
