Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 047013/0143 | |
| Pages: | 14 |
| | Recorded: | 09/05/2018 | | |
| Attorney Dkt #: | 2015-0414/24061.3157US03 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE 1ST ASSIGNOR'S NAME AND EXECUTION DATE AND 2ND ASSIGNOR'S NAME AND EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 046766 FRAME: 0596. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
16118744
|
Filing Dt:
|
08/31/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
|
Title:
|
Method and Structure for Semiconductor Device Having Gate Spacer Protection Layer
|
|
|
Assignee
|
|
|
|
|
| NO. 8, LI-HSIN RD. 6 |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSIN-CHU, TAIWAN 300-77 |
|
|
Correspondence name and address
|
| |
HAYNES AND BOONE, LLP IP SECTION
|
| |
2323 VICTORY AVENUE
|
| |
SUITE 700
|
| |
DALLAS, TX 75219
|
Search Results as of:
06/04/2024 09:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
