Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011020/0147 | |
| Pages: | 5 |
| | Recorded: | 07/24/2000 | | |
Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME, VENU KONDAPALLI TO VENU M. KONDAPALLI, RECORDED AT REEL 010517 FRAME 0664. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09479392
|
Filing Dt:
|
01/06/2000
|
Title:
|
FPGA with a plurality of input reference voltage levels
|
|
Assignee
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
Correspondence name and address
|
|
XILINX, INC.
|
|
LOIS D. CARTIER
|
|
2100 LOGIC DRIVE
|
|
SAN JOSE, CA 95124
|
Search Results as of:
05/23/2024 01:55 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|