|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10943579
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
MRAM SENSE AMPLIFIER HAVING A PRECHARGE CIRCUIT AND METHOD FOR SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10944239
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10944244
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10944306
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A GATE WITH A THIN CONDUCTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10945319
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
DEPOSITION AND PATTERNING OF BORON NITRIDE NANOTUBE ILD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10946938
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A DIELECTRIC LAYER WITH HIGH DIELECTRIC CONSTANT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10946951
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROTECTING AN INTEGRATED CIRCUIT FROM ERRONEOUS OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10950855
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A REFERENCE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10952676
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DOUBLE GATE DEVICE HAVING A HETEROJUNCTION SOURCE/DRAIN AND STRAINED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10954400
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PLASMA ENHANCED NITRIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10955219
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DEVICE AND A METHOD FOR BIASING A TRANSISTOR THAT IS CONNECTED TO A POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10955220
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROVIDING INFORMATION TO A CACHE MODULE USING FETCH BURSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10955356
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT FUSES HAVING CORRESPONDING STORAGE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10955658
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
ISOLATION TRENCH PERIMETER IMPLANT FOR THRESHOLD VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10961014
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHOD FOR FORMING A MULTI-BIT NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10961295
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
VIRTUAL GROUND MEMORY ARRAY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10962944
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
INTEGRATION OF MULTIPLE GATE DIELECTRICS BY SURFACE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10965596
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR CACHE EXTERNAL WRITING AND WRITE SHADOWING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10967563
|
Filing Dt:
|
10/18/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
LOGIC CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10970098
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
RADIO FREQUENCY POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10971657
|
Filing Dt:
|
10/22/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
MANUFACTURING METHOD TO CONSTRUCT SEMICONDUCTOR-ON-INSULATOR WITH CONDUCTOR LAYER SANDWICHED BETWEEN BURIED DIELECTRIC LAYER AND SEMICONDUCTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10973728
|
Filing Dt:
|
10/26/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
TRANSCONDUCTANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10977226
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING TRENCH ISOLATION FOR DIFFERENTIAL STRESS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10977727
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A METALLIC BUFFER LAYER AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10977832
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
POWER AMPLIFIER SATURATION DETECTION AND OPERATION AT MAXIMUM POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10988963
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD OF INTEGRATING OPTICAL DEVICES AND ELECTRONIC DEVICES ON AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10989937
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10989947
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
10991811
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
CALIBRATION DEVICE FOR A PHASED LOCKED LOOP SYNTHESISER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10991879
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A NON-VOLATILE MEMORY WITH DISCHARGE RATE CONTROL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10991910
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
WORD LINE DRIVER CIRCUIT FOR A STATIC RANDOM ACCESS MEMORY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10996319
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESS FOR FORMING STRESS ABSORBENT SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11000560
|
Filing Dt:
|
12/01/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
TEMPERATURE BASED DRAM REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11000584
|
Filing Dt:
|
12/01/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
LOW VOLTAGE NMOS-BASED ELECTROSTATIC DISCHARGE CLAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11007705
|
Filing Dt:
|
12/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
DESIGN ANALYSIS TOOL AND METHOD FOR DERIVING CORRESPONDENCE BETWEEN STORAGE ELEMENTS OF TWO MEMORY MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11021295
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
COMPACT RADIO FREQUENCY HARMONIC FILTER USING INTEGRATED PASSIVE DEVICE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11023014
|
Filing Dt:
|
12/22/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING DIELECTRIC LAYER, AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11033008
|
Filing Dt:
|
01/11/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING STRUCTURAL SUPPORT FOR INTERCONNECT PAD WHILE ALLOWING SIGNAL CONDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11033934
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
SRAM HAVING IMPROVED CELL STABILITY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11036818
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR FLICKER DETECTION IN DIGITAL IMAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11038746
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
CLOCKED RAMP APPARATUS FOR VOLTAGE REGULATOR SOFTSTART AND METHOD FOR SOFTSTARTING VOLTAGE REGULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11039688
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHODS AND APPARATUS HAVING WAFER LEVEL CHIP SCALE PACKAGE FOR SENSING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11043577
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS EMPLOYING STRESS INDUCING SOURCE DRAIN STRUCTURES WITH GRADED IMPURITY CONCENTRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11043619
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
NOVEL GATE DIELECTRIC AND METAL GATE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11046079
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
ELECTRONIC DEVICE COMPRISING A GATE ELECTRODE INCLUDING A METAL-CONTAINING LAYER HAVING ONE OR MORE IMPURITIES AND A PROCESS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11047161
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH PROGRAMMABLE-IMPEDANCE OUTPUT BUFFER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11047173
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
STACKED DIE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11047293
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
PARALLEL PATH ALIGNMENT METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11047402
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR INDICATING ZERO-CROSSINGS OF A SIGNAL IN THE PRESENCE OF NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11047427
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD AND CIRCUIT FOR MAINTAININIG I/O PAD CHARACTERISTICS ACROSS DIFFERENT I/O SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11047494
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
VOLTAGE REGULATOR HAVING IMPROVED IR DROP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11047543
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
HYBRID-FET AND ITS APPLICATION AS SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11050079
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR MANUFACTURING THIN GAAS DIE WITH COPPER-BACK METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11056617
|
Filing Dt:
|
02/11/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
I/O CELL ESD SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11058071
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING A SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11060833
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
PROCESSES FOR TESTING A REGION FOR AN ANALYTE AND A PROCESS FOR FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11061005
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHODS FOR PROGRAMMING A FLOATING BODY NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11063070
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
DELAY CIRCUITRY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11063072
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD FOR DETERMINING PROGRAMMABLE COEFFICIENTS TO REPLICATE FREQUENCY AND SUPPLY VOLTAGE CORRELATION IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11063957
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
AUDIO MODULATED LIGHT SYSTEM FOR PERSONAL ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11065324
|
Filing Dt:
|
02/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND AN OPTICAL DEVICE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11065793
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT STORAGE ELEMENT HAVING LOW POWER DATA RETENTION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11065796
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A LOW POWER MODE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11066887
|
Filing Dt:
|
02/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS FOR FABRICATING SEMICONDUCTOR STRUCTURES COMPRISING HIGH DIELECTRIC CONSTANT STACKED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11068625
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
COMPACT NON-VOLATILE MEMORY ARRAY WITH REDUCED DISTURB
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11084283
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11087339
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR HUMAN BODY FALL DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11089751
|
Filing Dt:
|
03/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
DIFFERENTIAL NULLING AVALANCHE (DNA) CLAMP CIRCUIT AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11089963
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
DIGITAL TIME CONSTANT TRACKING TECHNIQUE AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11091575
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
VIRTUAL MACHINE EXTENDED CAPABILITIES USING APPLICATION CONTEXTS IN A RESOURCE-CONSTRAINED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11092264
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
MULTI-GATE ENHANCEMENT MODE RF SWITCH AND BIAS ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11092289
|
Filing Dt:
|
03/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING ASYMMETRIC DIELECTRIC REGIONS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11094593
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
SYSTEM FOR INTEGRATED DATA INTEGRITY VERIFICATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11095418
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ROLL-OFF CORRECTION IN IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11095447
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR BAD PIXEL REPLACEMENT IN IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11096515
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TRANSITIONAL DIELECTRIC LAYER TO IMPROVE RELIABILITY AND PERFORMANCE OF HIGH DIELECTRIC CONSTANT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
11096607
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
Method and apparatus facilitating multi mode interfaces
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11097579
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR SYNCHRONIZING DATA TRANSFERRED ACROSS A MULTI-PIN ASYNCHRONOUS SERIAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11097593
|
Filing Dt:
|
04/01/2005
|
Title:
|
APPARATUS FOR CURRENT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11097659
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
FLIP-FLOP CIRCUIT HAVING LOW POWER DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11098106
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
CLOCK DELAY COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11098110
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
VOLTAGE CONTROLLED OSCILLATOR WITH GAIN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11098344
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM, METHOD AND PROGRAM PRODUCT FOR WELL-BIAS SET POINT ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11098488
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR POWERING AND LOADING SOFTWARE INTO A BATTERY-LESS ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11098874
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11100039
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD OF TILING ANALOG CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11100095
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
PHEMT WITH BARRIER OPTIMIZED FOR LOW TEMPERATURE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11100887
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
EYE CENTER DETERMINATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11101258
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
EYE CENTER RETRAINING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11106970
|
Filing Dt:
|
04/15/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
PECVD NITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11108220
|
Filing Dt:
|
04/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
METHOD OF FORMING A SUBSTRATELESS SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11111450
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR REGIONAL STRESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11111451
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A PLURALITY OF DIFFERENT LAYERS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11111528
|
Filing Dt:
|
04/21/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11113589
|
Filing Dt:
|
04/25/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SELF CORRECTING SUPPRESSION OF THRESHOLD VOLTAGE VARIATION IN FULLY DEPLETED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11117820
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
FRONT-END METHOD FOR NICAM ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11118211
|
Filing Dt:
|
04/29/2005
|
Title:
|
NICAM ENCODER FEATURING SYNCHRONIZATION OF A NICAM PROCESSOR WITH FRONT-END INPUT AND OUTPUT SECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11118230
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
LOGIC THRESHOLD ACQUISITION CIRCUITS AND METHODS USING REVERSED PEAK DETECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11118283
|
Filing Dt:
|
04/28/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
HIGH BANDWIDTH RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11120270
|
Filing Dt:
|
05/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A NON-VOLATILE MEMORY WITH DISCHARGE RATE CONTROL AND METHOD THEREFOR
|
|