Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 036394/0156 | |
| Pages: | 2 |
| | Recorded: | 08/21/2015 | | |
Attorney Dkt #: | RA1234.P2C1C1C1.US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14827292
|
Filing Dt:
|
08/15/2015
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
CIRCUITS AND TECHNIQUES TO COMPENSATE MEMORY ACCESS SIGNALS FOR VARIATIONS OF PARAMETERS IN MULTIPLE LAYERS OF MEMORY
|
|
Assignee
|
|
|
1050 ENTERPRISE WAY |
SUITE 700 |
SUNNYVALE, CALIFORNIA 94089 |
|
Correspondence name and address
|
|
TARISA WAIN
|
|
1050 ENTERPRISE WAY #700
|
|
SUNNYVALE, CA 94089
|
Search Results as of:
09/25/2024 10:05 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|