Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007767/0158 | |
| Pages: | 4 |
| | Recorded: | 01/16/1996 | | |
Conveyance: | RELEASE |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07483223
|
Filing Dt:
|
02/21/1990
|
Title:
|
PROSESSOR HAVING PLURALITY OF FUNCTIONAL UNITS FOR ORDERLY RETIRING OU TSTANDING OPERATIONS BASED UPON ITS ASSOCIATED TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1993
|
Application #:
|
07485304
|
Filing Dt:
|
02/26/1990
|
Title:
|
CACHE MEMORY SYSTEM FOR DYNAMICALLY ALTERING SINGLE CACHE MEMORY LINE AS EITHER BRANCH TARGET ENTRY OR PRE-FETCH INSTRUTCHION QUEUE BASED UPON INSTRUCTION SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1992
|
Application #:
|
07485307
|
Filing Dt:
|
02/26/1990
|
Title:
|
INTEGRATED SINGLE STRUCTURE BRANCH PREDICTION CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07485312
|
Filing Dt:
|
02/26/1990
|
Title:
|
METHOD AND APPARATUS FOR STORE-INTO-INSTRUCTION-STREAM DETECTION AND MAINTAINING BRANCH PREDICTION CACHE CONSISTENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1992
|
Application #:
|
07567309
|
Filing Dt:
|
08/10/1990
|
Title:
|
PIPE CLEANING MODULES AND SYSTEMS AND METHODS FOR THEIR USE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
07748768
|
Filing Dt:
|
08/23/1991
|
Title:
|
BUS ARBITRATION IN A DUAL-BUS ARCHITECTURE WHERE ONE BUS HAS RELATIVELY HIGH LATENCY
|
|
Assignee
|
|
|
LOAN DOCUMENTATION GROUP |
3003 TASMAN DRIVE |
SANTA CLARA, CALIFORNIA 95054 |
|
Correspondence name and address
|
|
SILICON VALLEY BANK
|
|
JACQUELYN LE
|
|
LOAN DOCUMENTATION GROUP
|
|
3003 TASMAN DRIVE
|
|
SANTA CLARA, CA 95054
|
Search Results as of:
09/26/2024 06:33 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|