Total properties:
19
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10112833
|
Filing Dt:
|
03/29/2002
|
Title:
|
SEMICONDUCTOR TOPOGRAPHY WITH A FILL MATERIAL ARANGED WITHIN A PLURALITY OF VALLEYS ASSOCIATED WITH THE SURFACE ROUGHNESS OF THE METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10113309
|
Filing Dt:
|
03/29/2002
|
Title:
|
SMOOTH METAL SEMICONDUCTOR SURFACE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10122737
|
Filing Dt:
|
04/15/2002
|
Title:
|
METAL ETCH PROCESS SELECTIVE TO METALLIC INSULATING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10175628
|
Filing Dt:
|
06/20/2002
|
Title:
|
DIE SURFACE MAGNETIC FIELD SHIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10184673
|
Filing Dt:
|
06/28/2002
|
Title:
|
MRAM FIELD-INDUCING LAYER CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10241040
|
Filing Dt:
|
09/11/2002
|
Title:
|
LOCALIZED FIELD-INDUCING LINE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10277340
|
Filing Dt:
|
10/22/2002
|
Title:
|
MEMORY CIRCUIT WITH SELECTIVE ADDRESS PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10281601
|
Filing Dt:
|
10/28/2002
|
Title:
|
MRAM DATA LINE CONFIGURATION AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10300137
|
Filing Dt:
|
11/20/2002
|
Title:
|
METHOD FOR DEPOSITING SILICON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10309380
|
Filing Dt:
|
12/03/2002
|
Title:
|
METHOD FOR OXIDIZING A METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10319318
|
Filing Dt:
|
12/13/2002
|
Title:
|
METHOD FOR PLASMA ETCHING A MICROELECTRONIC TOPOGRAPHY USING A PULSE BIAS POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10321035
|
Filing Dt:
|
12/17/2002
|
Title:
|
LOCALIZED MRAM DATA LINE AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10325008
|
Filing Dt:
|
12/20/2002
|
Title:
|
MAGNETIC MEMORY ARRAY WITH AN IMPROVED WORD LINE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10699155
|
Filing Dt:
|
10/31/2003
|
Title:
|
MAGNETIC MEMORY ARRAY CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10745725
|
Filing Dt:
|
12/24/2003
|
Title:
|
NON-VOLATILE LATCH WITH MAGNETIC JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10786440
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
MAGNETIC MEMORY CELL JUNCTION AND METHOD FOR FORMING A MAGNETIC MEMORY CELL JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10809134
|
Filing Dt:
|
03/24/2004
|
Title:
|
MAGNETIC MEMORY ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10850247
|
Filing Dt:
|
05/20/2004
|
Title:
|
SMOOTH METAL SEMICONDUCTOR SURFACE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11039301
|
Filing Dt:
|
01/19/2005
|
Title:
|
METHODS FOR FABRICATING MAGNETIC CELL JUNCTIONS AND A STRUCTURE RESULTING AND/OR USED FOR SUCH METHODS
|
|