skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:013702/0159   Pages: 3
Recorded: 01/28/2003
Conveyance: ASSIGNMENT ASSIGNING 50% OF RIGHTS
Total properties: 10
1
Patent #:
Issue Dt:
03/25/2003
Application #:
08911770
Filing Dt:
08/15/1997
Title:
SEMICONDUCTOR DEVICE
2
Patent #:
Issue Dt:
05/20/2003
Application #:
08989786
Filing Dt:
12/12/1997
Title:
PLACEMENT AND ROUTING METHOD IN TWO DIMENSIONS IN ONE PLANE FOR SEMICONDUCTOR INTEGRATED CIRCUIT
3
Patent #:
Issue Dt:
12/02/2003
Application #:
09679805
Filing Dt:
10/05/2000
Title:
CHIP SCALE PACKAGE IN WHICH LAYOUT OF WIRING LINES IS IMPROVED
4
Patent #:
NONE
Issue Dt:
Application #:
09749085
Filing Dt:
12/27/2000
Publication #:
Pub Dt:
06/28/2001
Title:
Semiconductor circuit including output buffer circuit and drive circuit for driving output buffer circuit
5
Patent #:
Issue Dt:
04/08/2003
Application #:
09750882
Filing Dt:
12/28/2000
Publication #:
Pub Dt:
06/28/2001
Title:
SEMICONDUCTOR MEMORY DEVICE
6
Patent #:
Issue Dt:
02/04/2003
Application #:
09761364
Filing Dt:
01/16/2001
Publication #:
Pub Dt:
07/19/2001
Title:
STRUCTURE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING UNEVEN SURFACE AT MEMORY CELL CAPACITOR PART
7
Patent #:
Issue Dt:
01/21/2003
Application #:
09767303
Filing Dt:
01/23/2001
Publication #:
Pub Dt:
03/07/2002
Title:
SEMICONDUCTOR MEMORY DEVICE HAVING A REBUNDANT BLOCK AND REDUCED POWER CONSUMPTION
8
Patent #:
Issue Dt:
02/18/2003
Application #:
09783109
Filing Dt:
02/14/2001
Publication #:
Pub Dt:
11/15/2001
Title:
SEMICONDUCTOR MEMORY DEVICE
9
Patent #:
Issue Dt:
08/19/2003
Application #:
10010421
Filing Dt:
12/06/2001
Publication #:
Pub Dt:
04/04/2002
Title:
STRUCTURE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING UNEVEN SURFACE AT MEMORY CELL CAPACITOR PART
10
Patent #:
Issue Dt:
11/19/2002
Application #:
10052191
Filing Dt:
01/17/2002
Publication #:
Pub Dt:
08/08/2002
Title:
CLOCK SYNCHRONIZATION SEMICONDUCTOR MEMORY DEVICE
Assignor
1
Exec Dt:
01/10/2003
Assignee
1
1753 SHIMONUMABE
NAKAHARA-KU, KAWASAKI
KANAGAWA 211-8668, JAPAN
Correspondence name and address
KATTEN MUCHIN ZAVIS ROSENMAN
MICHAEL I. MARKOWITZ
575 MADISON AVENUE
IP DEPARTMENT 15TH FL.
NEW YORK, NY 10022-2585

Search Results as of: 05/26/2024 12:01 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT