|
Total properties:
90
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09273310
|
Filing Dt:
|
03/19/1999
|
|
Title:
|
UNIVERSAL SERIAL BUS PERIPHERAL BRIDGE WITH SEQUENCER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09404394
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH CONTACTS HAVING A SLOPED PROFILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09504695
|
Filing Dt:
|
02/16/2000
|
|
Title:
|
Method of erasing non-volatile memory cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09504696
|
Filing Dt:
|
02/16/2000
|
|
Title:
|
Method of maintaining constant erasing speeds for non-volatile memory cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09598561
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
DUAL MODE USB-PS/2 DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09625167
|
Filing Dt:
|
07/25/2000
|
|
Title:
|
REAL-TIME I/O PROCESSOR USED TO IMPLEMENT BUS INTERFACE PROTOCOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
09649551
|
Filing Dt:
|
08/28/2000
|
|
Title:
|
POWER SUPPLY FOR UNIVERSAL SERIAL BUS INTERFACE WITH PROGRAMMABLE BUS PULLUP RESISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09663765
|
Filing Dt:
|
09/18/2000
|
|
Title:
|
VARIABLE SECTOR SIZE FOR A HIGH DENSITY FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
09668801
|
Filing Dt:
|
09/22/2000
|
|
Title:
|
CIRCUIT AND METHOD FOR PROVIDING A PRECISE CLOCK FOR DATA COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
09676706
|
Filing Dt:
|
09/29/2000
|
|
Title:
|
LOGIC FOR GENERATING MULTICAST/UNICAST ADDRESS (ES)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09697813
|
Filing Dt:
|
10/26/2000
|
|
Title:
|
Intelligent ramped gate and ramped drain erasure for non-volatile memory cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
09703181
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
ARCHITECTURE FOR EFFICIENT IMPLEMENTATION OF SERIAL DATA COMMUNICATION FUNCTIONS ON A PROGRAMMABLE LOGIC DEVICE (PLD)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
09747188
|
Filing Dt:
|
12/22/2000
|
|
Title:
|
LINEARIZED DIGITAL PHASE-LOCKED LOOP METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09747257
|
Filing Dt:
|
12/22/2000
|
|
Title:
|
LINEARIZED DIGITAL PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09747262
|
Filing Dt:
|
12/22/2000
|
|
Title:
|
LINEARIZED DIGITAL PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09750608
|
Filing Dt:
|
12/27/2000
|
|
Title:
|
METHOD AND/OR APPARATUS FOR LOWERING POWER CONSUMPTION IN A PERIPHERAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09782297
|
Filing Dt:
|
02/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
SERVO CONTROLLER AND SERVO CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09812475
|
Filing Dt:
|
03/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
UNIVERSAL SERIAL BUS PERIPHERAL BRIDGE WITH SEQUENCER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09821006
|
Filing Dt:
|
03/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION IN A UNIVERSAL SERIAL BUS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09823414
|
Filing Dt:
|
03/31/2001
|
|
Title:
|
INTELLIGENT, EXTENSIBLE SIE PERIPHERAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09849047
|
Filing Dt:
|
05/04/2001
|
|
Title:
|
BURIED LAYER SUBSTRATE ISOLATION IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09887955
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
NOVEL POWER ON RESET CIRCUIT FOR A MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09893050
|
Filing Dt:
|
06/26/2001
|
|
Title:
|
MULTIPLE USE OF MICROCONTROLLER PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09893161
|
Filing Dt:
|
06/27/2001
|
|
Title:
|
ARCHITECTURE OF A PLL WITH DYNAMIC FREQUENCY CONTROL ON A PLD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09909045
|
Filing Dt:
|
07/18/2001
|
|
Title:
|
DIGITAL CONFIGURABLE MACRO ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09912834
|
Filing Dt:
|
07/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
|
Title:
|
MULTIPLE BLOCK SEQUENTIAL MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09912870
|
Filing Dt:
|
07/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
RESOURCE LOCKING AND THREAD SYNCHRONIZATION IN A MULTIPROCESSOR ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09912898
|
Filing Dt:
|
07/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
METHODS AND SYSTEMS FOR A SHARED MEMORY UNIT WITH EXTENDABLE FUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09912954
|
Filing Dt:
|
07/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
DEMAND USABLE ADAPTER MEMORY ACCESS MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09915109
|
Filing Dt:
|
07/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
LOAD/STORE MICROPACKET HANDLING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
09915794
|
Filing Dt:
|
07/26/2001
|
|
Title:
|
ARCHITECTURE THAT CONVERTS A HALF-DUPLEX BUS TO A FULL-DUPLEX BUS WHILE KEEPING THE BANDWIDTH OF THE BUS CONSTANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09935017
|
Filing Dt:
|
08/21/2001
|
|
Title:
|
APPARATUS FOR OPTICALLY ISOLATING A USB PERIPHERAL FROM A USB HOST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09935454
|
Filing Dt:
|
08/22/2001
|
|
Title:
|
METHOD AND APPARATUS FOR LOCAL AND GLOBAL POWER MANAGEMENT IN A PROGRAMMABLE ANALOG CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10146524
|
Filing Dt:
|
05/15/2002
|
|
Title:
|
AMPLIFIER CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10177818
|
Filing Dt:
|
06/21/2002
|
|
Title:
|
ATA DEVICE ACCESS SYSTEM WITH SURROGATE REGISTERS CORRESPONDING TO ATA REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10186465
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
CONFIGURABLE USB INTERFACE WITH VIRTUAL REGISTER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10186910
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
ENABLING MULTIPLE ATA DEVICES USING A SINGLE BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10187944
|
Filing Dt:
|
07/03/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
SERVO CONTROLLER AND SERVO CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10196106
|
Filing Dt:
|
07/15/2002
|
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING AN INTERFACE CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10197152
|
Filing Dt:
|
07/15/2002
|
|
Title:
|
SYSTEM FOR RECONFIGURING A PERIPHERAL DEVICE USING CONFIGRUATION RESIDING ON THE PERIPHERAL DEVICE BY ELECTRONICALLY SIMULATING A PHYSICAL DISCONNECTION AND RECONNECTION TO A HOST DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10272231
|
Filing Dt:
|
10/15/2002
|
|
Title:
|
DIGITAL CONFIGURABLE MACRO ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10356449
|
Filing Dt:
|
01/31/2003
|
|
Title:
|
METHOD AND DEVICE FOR GENERATING FREQUENCY ADJUSTMENT PARAMETERS FOR A VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10358589
|
Filing Dt:
|
02/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
UV-BLOCKING LAYER FOR REDUCING UV-INDUCED CHARGING OF SONOS DUAL-BIT FLASH MEMORY DEVICES IN BEOL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10796872
|
Filing Dt:
|
03/08/2004
|
|
Title:
|
UNIVERSAL SERIAL BUS INTERFACE TO MASS STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10818112
|
Filing Dt:
|
04/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
UV-BLOCKING LAYER FOR REDUCING UV-INDUCED CHARGING OF SONOS DUAL-BIT FLASH MEMORY DEVICES IN BEOL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
10886228
|
Filing Dt:
|
07/07/2004
|
|
Title:
|
IMPEDANCE MATCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10898501
|
Filing Dt:
|
07/22/2004
|
|
Title:
|
METHOD AND DEVICE TO IMPROVE USB FLASH WRITE PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11038903
|
Filing Dt:
|
01/18/2005
|
|
Title:
|
UNIVERSAL SERIAL BUS INTERFACE TO MASS STORAGE DEVICE USING SPECULATIVE WRITE COMMANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11122123
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
SIGNAL DETECTION METHOD, FREQUENCY DETECTION METHOD, POWER CONSUMPTION CONTROL METHOD, SIGNAL DETECTING DEVICE, FREQUENCY DETECTING DEVICE, POWER CONSUMPTION CONTROL DEVICE AND ELECTRONIC APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11139346
|
Filing Dt:
|
05/27/2005
|
|
Title:
|
EXTENDING THE DYNAMIC RANGE IN AN ENERGY MEASUREMENT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11414845
|
Filing Dt:
|
05/01/2006
|
|
Title:
|
METHOD FOR IMPROVING PERFORMANCE IN A MOBILE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11443110
|
Filing Dt:
|
05/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
CIRCUIT FOR ASYNCHRONOUSLY RESETTING SYNCHRONOUS CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11468195
|
Filing Dt:
|
08/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
|
Title:
|
CIRCUIT, SYSTEM, AND METHOD FOR MULTIPLEXING SIGNALS WITH REDUCED JITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11512334
|
Filing Dt:
|
08/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE INCORPORATING SYSTEM POWER SUPPLY UNIT AND METHOD FOR SUPPLYING POWER SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11614257
|
Filing Dt:
|
12/21/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
NON-VOLATILE MEMORY SUB-SYSTEM INTEGRATED WITH SECURITY FOR STORING NEAR FIELD TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11865672
|
Filing Dt:
|
10/01/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
|
Title:
|
TEMPERATURE SENSOR WITH DIGITAL BANDGAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11872499
|
Filing Dt:
|
10/15/2007
|
|
Title:
|
VISUAL INDICATION OF A DEVICE CONNECTION SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11904758
|
Filing Dt:
|
09/27/2007
|
|
Title:
|
DEVICES AND METHODS FOR SHARING COMMON TARGET DEVICE WITH TWO DIFFERENT HOSTS ACCORDING TO COMMON COMMUNICATION PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11904901
|
Filing Dt:
|
09/27/2007
|
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
11965485
|
Filing Dt:
|
12/27/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
|
Title:
|
DISPLAY INTERFACE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12026299
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
WEAR LEVELING MECHANISM USING A DRAM BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12026302
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
PARTIAL ALLOCATE PAGING MECHANISM USING A CONTROLLER AND A BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12031558
|
Filing Dt:
|
02/14/2008
|
|
Title:
|
ENABLING MULTIPLE ATA DEVICES USING A SINGLE BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12044831
|
Filing Dt:
|
03/07/2008
|
|
Title:
|
BUSY DETECTION LOGIC FOR ASYNCHRONOUS COMMUNICATION PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12075632
|
Filing Dt:
|
03/12/2008
|
|
Title:
|
INTERRUPT LATENCY REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12138307
|
Filing Dt:
|
06/12/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
COMMAND CONTROL FOR SYNCHRONOUS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12154169
|
Filing Dt:
|
05/21/2008
|
|
Title:
|
REPLICA TRANSISTOR VOLTAGE REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
12238893
|
Filing Dt:
|
09/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
|
Title:
|
METHOD AND SYSTEM OF DIGITAL SIGNAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12239532
|
Filing Dt:
|
09/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
MEMORY SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12289030
|
Filing Dt:
|
10/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
RESET SIGNAL GENERATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12341863
|
Filing Dt:
|
12/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SIMPLIFIED STACK AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12433499
|
Filing Dt:
|
04/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
REPLACING RESET PIN IN BUSES WHILE GUARANTEEING SYSTEM RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12509249
|
Filing Dt:
|
07/24/2009
|
|
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY DETECTING ENVIRONMENTAL CONDITIONS AND ADJUSTING DRIVE STRENGTH IN RESPONSE TO THE DETECTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12533772
|
Filing Dt:
|
07/31/2009
|
|
Title:
|
CLOCKING ANALOG COMPONENTS OPERATING IN A DIGITAL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12577477
|
Filing Dt:
|
10/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
|
Title:
|
CIRCUIT, SYSTEM, AND METHOD FOR MULTIPLEXING SIGNALS WITH REDUCED JITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12617234
|
Filing Dt:
|
11/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
|
Title:
|
PLL CIRCUIT AND OSCILLATOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12689857
|
Filing Dt:
|
01/19/2010
|
|
Title:
|
ENABLING MULTIPLE DEVICES USING A SINGLE BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12723589
|
Filing Dt:
|
03/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
ELECTRONIC DEVICES USING REMOVABLE AND PROGRAMMABLE ACTIVE PROCESSING MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12819794
|
Filing Dt:
|
06/21/2010
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
MEMORY SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12826317
|
Filing Dt:
|
06/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
|
Title:
|
DRIVER CIRCUIT AND ADJUSTMENT METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13013725
|
Filing Dt:
|
01/25/2011
|
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13038028
|
Filing Dt:
|
03/01/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR MULTIPLEXING SIGNALS WITH REDUCED JITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13103862
|
Filing Dt:
|
05/09/2011
|
|
Title:
|
CLOCKING ANALOG COMPONENTS OPERATING IN A DIGITAL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13154348
|
Filing Dt:
|
06/06/2011
|
|
Title:
|
BUSY DETECTION LOGIC FOR ASYNCHRONOUS COMMUNICATION PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13323370
|
Filing Dt:
|
12/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SIMPLIFIED STACK AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
13324952
|
Filing Dt:
|
12/13/2011
|
|
Title:
|
VISUAL INDICATION OF A DEVICE CONNECTION SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13670910
|
Filing Dt:
|
11/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
|
Title:
|
HARDWARE BASED WEAR LEVELING MECHANISM FOR FLASH MEMORY USING A FREE LIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14269299
|
Filing Dt:
|
05/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
|
Title:
|
MITIGATE FLASH WRITE LATENCY AND BANDWIDTH LIMITATION BY PREFERENTIALLY STORING FREQUENTLY WRITTEN SECTORS IN CACHE MEMORY DURING A DATABURST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14319041
|
Filing Dt:
|
06/30/2014
|
|
Title:
|
Interrupt latency reduction
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2018
|
Application #:
|
15717457
|
Filing Dt:
|
09/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2018
| | | | |
|
Title:
|
FAST RAMP LOW SUPPLY CHARGE PUMP CIRCUITS
|
|
