|
Total properties:
21
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08989365
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
JITTER FREE INSTRUCTION EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
08989830
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
NON-INTRUSIVE IN-SYSTEM DEBUGGING FOR A MICROCONTROLLER WITH IN-SYSTEM PROGRAMMING CAPABILITIES USING IN-SYSTEM DEBUGGING CIRCUITRY AND PRGRAM EMBEDDED IN-SYSTEN DEBUGGING COMMANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09121201
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
SINGLE CYCLE TRANSITION PIPELINE PROCESSING USING SHADOW REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09121224
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
FOUR STAGE PIPELINE PROCESSING FOR A MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09431016
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
SYSTEM AND METHOD FOR ACCESSING EXTERNAL MEMORY USING HASH FUNCTIONS IN A RESOURCE LIMITED DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09730977
|
Filing Dt:
|
12/05/2000
|
|
Title:
|
APPARATUS AND METHOD OF DYNAMIC AND DETERMINISTIC CHANGES IN CLOCK FREQUENCY FOR LOWER POWER CONSUMPTION WHILE MAINTAINING FAST INTERRUPT HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
09748098
|
Filing Dt:
|
12/21/2000
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
INSTRUCTION-LEVEL MULTITHREADING ACCORDING TO A PREDETERMINED FIXED SCHEDULE IN AN EMBEDDED PROCESSOR USING ZERO-TIME CONTEXT SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09836935
|
Filing Dt:
|
04/17/2001
|
|
Title:
|
REDUCED SHORT CURRENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09888212
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
UNIVERSAL SERIALIZER/DESERIALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09888295
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
FIXED LENGTH MEMORY TO MEMORY ARITHMETIC AND ARCHITECTURE FOR A COMMUNICATIONS EMBEDDED PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09888296
|
Filing Dt:
|
06/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR READING AND WRITING A THREAD STATE IN A MULTITHREADED CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10061548
|
Filing Dt:
|
01/31/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
|
Title:
|
NETBUFS: COMMUNICATION PROTOCOL PACKET BUFFERING USING PAGED MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10263068
|
Filing Dt:
|
10/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR INSTRUCTION LEVEL MULTITHREADING SCHEDULING IN A EMBEDDED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10323439
|
Filing Dt:
|
12/18/2002
|
|
Title:
|
SIMPLIFIED CONFIGURATION AND SECURITY FOR NETWORKED WIRELESS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
10350149
|
Filing Dt:
|
01/22/2003
|
|
Title:
|
THREAD CANCELLATION AND RECIRCULATION IN A COMPUTER PROCESSOR FOR AVOIDING PIPELINE STALLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10360128
|
Filing Dt:
|
02/07/2003
|
|
Title:
|
SOFTWARE INPUT/OUTPUT USING HARD REAL TIME THREADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10633112
|
Filing Dt:
|
08/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
|
Title:
|
NETBUFS: COMMUNICATION PROTOCOL PACKET BUFFERING USING PAGED MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10763639
|
Filing Dt:
|
01/22/2004
|
|
Title:
|
ACTIVE MANAGEMENT FOR SMALL OFFICE/HOME OFFICE NETWORKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
10968549
|
Filing Dt:
|
10/18/2004
|
|
Title:
|
AUTOMATIC ADAPTIVE NETWORK TRAFFIC PRIORITIZATION AND SHAPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11303166
|
Filing Dt:
|
12/15/2005
|
|
Title:
|
AUTOMATIC NETWORK TRAFFIC CHARACTERIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11402089
|
Filing Dt:
|
04/10/2006
|
|
Title:
|
FIXED LENGTH MEMORY TO MEMORY ARITHMETIC AND ARCHITECTURE FOR DIRECT MEMORY ACCESS USING FIXED LENGTH INSTRUCTIONS
|
|
