skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:055187/0164   Pages: 9
Recorded: 02/08/2021
Attorney Dkt #:MRL CONFIRMATORY ASSIGNME
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 16
1
Patent #:
Issue Dt:
12/16/2003
Application #:
10200330
Filing Dt:
07/22/2002
Title:
ON-CHIP ERASE PULSE COUNTER FOR EFFICIENT ERASE VERIFY BIST (BUILT-IN-SELF-TEST) MODE
2
Patent #:
Issue Dt:
03/16/2004
Application #:
10200539
Filing Dt:
07/22/2002
Title:
GENERATION OF MARGINING VOLTAGE ON-CHIP DURING TESTING CAM PORTION OF FLASH MEMORY DEVICE
3
Patent #:
Issue Dt:
10/07/2003
Application #:
10200544
Filing Dt:
07/22/2002
Title:
ON-CHIP REPAIR OF DEFECTIVE ADDRESS OF CORE FLASH MEMORY CELLS
4
Patent #:
Issue Dt:
07/12/2005
Application #:
10454517
Filing Dt:
06/05/2003
Title:
SEMICONDUTOR DEVICE HAVING CONDUCTIVE STRUCTURES FORMED NEAR A GATE ELECTRODE
5
Patent #:
Issue Dt:
07/04/2006
Application #:
10850286
Filing Dt:
05/19/2004
Title:
A USB PERIPHERAL DEVICE STORING AN INDICATION OF AN OPERATING POWER MODE WHEN A HOST WENT INTO HIBERNATE AND RESTARTING AT THE POWER MODE ACCORDINGLY
6
Patent #:
Issue Dt:
05/08/2012
Application #:
11518002
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
07/19/2007
Title:
MULTIVARIABLE TRANSFER FUNCTIONS
7
Patent #:
Issue Dt:
08/13/2013
Application #:
11550406
Filing Dt:
10/17/2006
Publication #:
Pub Dt:
04/26/2007
Title:
BURIED WORD LINE MEMORY INTEGRATED CIRCUIT SYSTEM
8
Patent #:
Issue Dt:
02/04/2014
Application #:
11639667
Filing Dt:
12/15/2006
Title:
SELF-ALIGNED STI WITH SINGLE POLY FOR MANUFACTURING A FLASH MEMORY DEVICE
9
Patent #:
Issue Dt:
02/15/2011
Application #:
12574884
Filing Dt:
10/07/2009
Publication #:
Pub Dt:
01/28/2010
Title:
NON-VOLATILE SONOS-TYPE MEMORY DEVICE
10
Patent #:
Issue Dt:
01/15/2013
Application #:
12961352
Filing Dt:
12/06/2010
Publication #:
Pub Dt:
04/07/2011
Title:
PRECISION TRENCH FORMATION THROUGH OXIDE REGION FORMATION FOR A SEMICONDUCTOR DEVICE
11
Patent #:
Issue Dt:
01/01/2013
Application #:
13043383
Filing Dt:
03/08/2011
Publication #:
Pub Dt:
06/30/2011
Title:
SEMICONDUCTOR DEVICE WITH VOID DETECTION MONITOR
12
Patent #:
Issue Dt:
03/11/2014
Application #:
13156766
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
09/29/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
13
Patent #:
Issue Dt:
10/04/2016
Application #:
13328881
Filing Dt:
12/16/2011
Title:
Multivariable Transfer Functions
14
Patent #:
Issue Dt:
03/01/2016
Application #:
14167845
Filing Dt:
01/29/2014
Publication #:
Pub Dt:
10/23/2014
Title:
SYSTEM AND METHOD FOR MANUFACTURING SELF-ALIGNED STI WITH SINGLE POLY
15
Patent #:
Issue Dt:
04/14/2020
Application #:
14865563
Filing Dt:
09/25/2015
Title:
SYSTEM AND METHOD FOR MANUFACTURING SELF-ALIGNED STI WITH SINGLE POLY
16
Patent #:
Issue Dt:
09/11/2018
Application #:
15219608
Filing Dt:
07/26/2016
Publication #:
Pub Dt:
01/19/2017
Title:
Touch Sensor Pattern
Assignor
1
Exec Dt:
04/14/2020
Assignee
1
3945 FREEDOM CIRCLE
SUITE 900
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
LONGITUDE LICENSING LTD
BRACKEN ROAD, SANDYFORD
FIRST FLOOR, BLACKTHORN EXCHANGE
DUBLIN, D18 P3Y9 IRELAND

Search Results as of: 05/28/2024 07:32 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT