Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012344/0167 | |
| Pages: | 5 |
| | Recorded: | 12/03/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09800758
|
Filing Dt:
|
03/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
Process for fabricating CMOS transistor of IC devices employing double spacers for preventing short-channel effects
|
|
|
Assignee
|
|
|
|
|
| SCIENCE-BASED INDUSTRIAL PARK |
| NO. 16, LI-HSIN ROAD |
| HSINCHU, TAIWAN 300 |
|
|
Correspondence name and address
|
| |
BAKER & MCKENZIE
|
| |
MITCHELL P. BROOK, ESQ.
|
| |
101 WEST BROADWAY, 12TH FLOOR
|
| |
SAN DIEGO, CALIFORNIA 92101
|
Search Results as of:
06/24/2024 03:42 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
