Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007403/0170 | |
| Pages: | 7 |
| | Recorded: | 03/20/1995 | | |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1993
|
Application #:
|
07739015
|
Filing Dt:
|
07/31/1991
|
Title:
|
DIGITALLY PROGRAMMABLE LINEAR PHASE FILTER HAVING PHASE EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
07779300
|
Filing Dt:
|
10/18/1991
|
Title:
|
DISK DRIVE INTERFACE COMBINING A MAGNETO-RESISTIVE READ AND INDUCTIVE WRITE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08011191
|
Filing Dt:
|
01/29/1993
|
Title:
|
COMPUTER DISK DRIVE INTEGRATED DATA PATH CIRCUIT OPTIMIZED FOR HANDLING BOTH DATA AND SERVO SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1994
|
Application #:
|
08046408
|
Filing Dt:
|
04/12/1993
|
Title:
|
DIGITALLY PROGRAMMABLE LINEAR PHASE FILTER HAVING PHASE EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08262156
|
Filing Dt:
|
06/20/1994
|
Title:
|
PROGRAMMABLE OPERATION TRANSCONDUCTANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08349503
|
Filing Dt:
|
12/02/1994
|
Title:
|
CMOS PROCESS AND CIRCUIT INCLUDING ZERO THRESHOLD TRANSISTORS
|
|
Assignee
|
|
|
2830 NORTH FIRST STREET, SAN JOSE, CA. 95134 |
|
Correspondence name and address
|
|
GERALD P. PARSONS
|
|
MAJESTIC, PARSONS, SIEBERT & HSUE
|
|
4 EMBARCADERO CENTER, SUITE 1450
|
|
SAN FRANCISCO, CA. 94111-4121
|
Search Results as of:
06/25/2024 05:37 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|