Total properties:
20
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14702586
|
Filing Dt:
|
05/01/2015
|
Title:
|
APPARATUS AND METHOD FOR IMPROVING POWER SUPPLY REJECTION RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14708003
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
SIGNAL GATE, A SAMPLING NETWORK AND AN ANALOG TO DIGITAL CONVERTER COMPRISING SUCH A SAMPLING NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14713312
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
Title:
|
CIRCUITS AND TECHNIQUES INCLUDING CASCADED LDO REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
14713538
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
Title:
|
VOLTAGE CONTROLLED CURRENT PATH, A VOLTAGE CLAMP, AND AN ELECTRONIC COMPONENT INCLUDING A VOLTAGE CLAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14719241
|
Filing Dt:
|
05/21/2015
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
APPARATUS AND METHODS FOR REDUCING GLITCHES IN DIGITAL STEP ATTENUATORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14721152
|
Filing Dt:
|
05/26/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
DEBUG TRIGGER INTERFACE FOR NON-DEBUG DOMAIN SYSTEM RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14724731
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
APPARATUS AND METHODS FOR CONTROLLING OVERSHOOT IN DIGITAL STEP ATTENUATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14725323
|
Filing Dt:
|
05/29/2015
|
Title:
|
SEGMENTED DAC
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14726190
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
SERIAL PERIPHERAL INTERFACE HOST PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14726913
|
Filing Dt:
|
06/01/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
APPARATUS AND METHODS FOR SYNCHRONIZING PHASE-LOCKED LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14730095
|
Filing Dt:
|
06/03/2015
|
Title:
|
GENERATING COMPARATOR THRESHOLDS USING A ROTATING RING OF RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14732253
|
Filing Dt:
|
06/05/2015
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF SLAVE CLOCK TO MASTER CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14739470
|
Filing Dt:
|
06/15/2015
|
Title:
|
Power-Efficient Chopping Scheme for Offset Error Correction in MEMS Gyroscopes
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2018
|
Application #:
|
14754241
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/29/2016
| | | | |
Title:
|
VERTICAL MAGNETIC BARRIER FOR INTEGRATED ELECTRONIC MODULE AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
14789477
|
Filing Dt:
|
07/01/2015
|
Publication #:
|
|
Pub Dt:
|
01/05/2017
| | | | |
Title:
|
LOW POWER BIAS CURRENT GENERATOR AND VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14789705
|
Filing Dt:
|
07/01/2015
|
Title:
|
DIGITAL TO ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
14805135
|
Filing Dt:
|
07/21/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
THERMOELECTRIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
14807538
|
Filing Dt:
|
07/23/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
COMPUTATIONALLY EFFICIENT ARC DETECTOR WITH COHERENT SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14818126
|
Filing Dt:
|
08/04/2015
|
Publication #:
|
|
Pub Dt:
|
02/09/2017
| | | | |
Title:
|
APPARATUS AND METHOD FOR PRECHARGING A LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14819321
|
Filing Dt:
|
08/05/2015
|
Title:
|
DIGITAL-TO-ANALOG CONVERTER WITH DIGITAL CHARGE SHARING COMPONENTS
|
|