Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 019014/0174 | |
| Pages: | 10 |
| | Recorded: | 03/14/2007 | | |
Attorney Dkt #: | 3795.0006-000 |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
13
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11002728
|
Filing Dt:
|
11/30/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
STORE INSTRUCTION ORDERING FOR MULTI-CORE PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11005490
|
Filing Dt:
|
12/06/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
PACKET QUEUING, SCHEDULING AND ORDERING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11015343
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
LOCAL SCRATCHPAD AND DATA CACHING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11024002
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
DIRECT ACCESS TO LOW-LATENCY MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11030010
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
Method and apparatus for managing write back cache
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11042476
|
Filing Dt:
|
01/25/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
Multi-core debugger
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11044648
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
Multiply instructions for modular exponentiation
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11218727
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
TCP ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11220899
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
DETERMINISTIC FINITE AUTOMATA (DFA) INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
11221408
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DETERMINISTIC FINITE AUTOMATA (DFA) PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
11224728
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
CONTENT SEARCH MECHANISM THAT USES A DETERMINISTIC FINITE AUTOMATA (DFA) GRAPH, A DFA STATE MACHINE, AND A WALKER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11225373
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING HOST OVERHEAD IN A SOCKET SERVER IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11335189
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
SELECTIVE REPLICATION OF DATA STRUCTURES
|
|
Assignee
|
|
|
805 E. MIDDLEFIELD ROAD |
MOUNTAIN VIEW, CALIFORNIA 94043 |
|
Correspondence name and address
|
|
TIMOTHY J. MEAGHER, ESQ.
|
|
HAMILTON, BROOK, SMITH & REYNOLDS, P.C.
|
|
530 VIRGINIA ROAD, P.O. BOX 9133
|
|
CONCORD, MA 01742-9133
|
Search Results as of:
09/21/2024 06:13 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|