Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 055502/0185 | |
| Pages: | 3 |
| | Recorded: | 03/05/2021 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
4
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09963500
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
A SEMICONDUCTOR INTERGRATED CIRCUIT HAVING SWITCHING TRANSISTORS AND VARACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10079464
|
Filing Dt:
|
02/22/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
METHOD OF TERMINATING BUS, BUS TERMINATION RESISTOR, AND WIRING SUBSTRATE HAVING TERMINATED BUSES AND METHOD OF ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11166357
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
GAPFILL USING DEPOSITION-ETCH SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11440113
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
METHOD OF MANUFACTURING WIRING SUBSTRATE HAVING TERMINATED BUSES
|
|
Assignee
|
|
|
1, KOTARI-YAKEMACHI, NAGAOKAKYO-SHI, |
KYOTO, JAPAN 617-8520 |
|
Correspondence name and address
|
|
CPA GLOBAL LIMITED
|
|
LIBERATION HOUSE
|
|
CASTLE STREET
|
|
ST HELIER, JEI IBL JERSEY
|
Search Results as of:
06/03/2024 10:50 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|