Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009845/0188 | |
| Pages: | 15 |
| | Recorded: | 04/02/1999 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
111
Page
2
of
2
Pages:
1 2 |
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09247650
|
Filing Dt:
|
02/09/1999
|
|
Title:
|
COPPER ADHERED TO A DIFFUSION BARRIER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09247655
|
Filing Dt:
|
02/09/1999
|
|
Title:
|
CHEMICALLY ACTIVE SLURRY FOR THE POLISHING OF NOBLE METALS AND METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09248629
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
LASER ANNEALED MICROCRYSTALLINE FILM AND METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09248630
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
METHOD FOR FABRICATING A LOCOS MOS DEVICE FOR ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09248631
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
METHOD OF OPTIMIZING CRYSTAL GRAIN SIZE IN POLYCRYSTALLINE SILICON FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09257217
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
CMOS SELF-ALIGNED STRAPPED INTERCONNECT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09263595
|
Filing Dt:
|
03/05/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
IRIDIUM CONDUCTIVE ELECTRODE/BARRIER STRUCTURE AND METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09263970
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
IRIDIUM COMPOSITE BARRIER STRUCTURE AND METHOD FOR SAME
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09270606
|
Filing Dt:
|
03/17/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
METHOD FOR MODIFICATION OF POLISHING PATTERN DEPENDENCE IN CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09270901
|
Filing Dt:
|
03/15/1999
|
|
Title:
|
SYSTEM FOR SELECTIVELY CLEANING COPPER SUBSTRATE SURFACES, IN-SITU, TO REMOVE COPPER OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
29025917
|
Filing Dt:
|
07/15/1994
|
|
Title:
|
EDGER
|
|
|
Assignee
|
|
|
|
|
| 5750 N.W. PACIFIC RIM BLVD. |
| CAMAS, WASHINGTON 98607 |
|
|
Correspondence name and address
|
| |
SHARP LABORATORIES OF AMERICA, INC.
|
| |
DAVID C. RIPMA, PATENT COUNSEL
|
| |
5750 N.W. PACIFIC RIM BLVD.
|
| |
CAMAS, WA 98607
|
Search Results as of:
06/22/2024 04:40 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
