|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10888842
|
Filing Dt:
|
07/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
LO LEAKAGE AND SIDEBAND IMAGE CALIBRATION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10888861
|
Filing Dt:
|
07/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
DIGITAL CONTROL LOOP TO IMPROVE PHASE NOISE PERFORMANCE AND RX/TX LINEARITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10889006
|
Filing Dt:
|
07/13/2004
|
|
Title:
|
AUTO-CONFIGURATION OF RAID SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10890712
|
Filing Dt:
|
07/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
ADAPTIVE-BIASED MIXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10893809
|
Filing Dt:
|
07/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
INTEGRATED CIRCUIT MEMORY DEVICE WITH BIT LINE PRE-CHARGING BASED UPON PARTIAL ADDRESS DECORDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10893811
|
Filing Dt:
|
07/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
HIGH-SPEED AND LOW-POWER DIFFERENTIAL NON-VOLATILE CONTENT ADDRESSABLE MEMORY CELL AND ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10896670
|
Filing Dt:
|
07/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
|
Title:
|
WIRELESS DATA TRANSMISSION BETWEEN BASE STATION AND TRANSPONDER WITH ENCODING/DECODING PARAMETER ADJUSTED DEPENDENT ON HEADER SYMBOL DURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
10896674
|
Filing Dt:
|
07/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
WIRELESS DATA TRANSMISSION BETWEEN BASE STATION AND TRANSPONDER WITH TRANSMISSION PARAMETER ADJUSTED BASED ON TRANSPONDER OPERATING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10900643
|
Filing Dt:
|
07/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
MONOLITHIC INTEGRATABLE CIRCUIT ARRANGEMENT FOR PROTECTION AGAINST A TRANSIENT VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10903721
|
Filing Dt:
|
07/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
METHOD FOR SELECTING ONE OR MORE TRANSPONDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10908553
|
Filing Dt:
|
05/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
|
Title:
|
CURRENT-MATCHING VARIABLE GAIN AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10910038
|
Filing Dt:
|
08/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
FUSE DATA STORAGE SYSTEM USING CORE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10912529
|
Filing Dt:
|
08/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR FASTER FREQUENCY SWITCHING IN A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
10916744
|
Filing Dt:
|
08/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
CAPACITIVE POSITION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10917080
|
Filing Dt:
|
08/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
DETECTOR OF DIFFERENTIAL THRESHOLD VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10921754
|
Filing Dt:
|
08/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
POWER EFFICIENT READ CIRCUIT FOR A SERIAL OUTPUT MEMORY DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10924488
|
Filing Dt:
|
08/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
WAKE-UP RESET CIRCUIT DRAWS NO CURRENT WHEN A CONTROL SIGNAL INDICATES SLEEP MODE FOR A DIGITAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10934246
|
Filing Dt:
|
09/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
NON-PLANAR NON-VOLATILE MEMORY CELL WITH AN ERASE GATE, AN ARRAY THEREFOR, AND A METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10935013
|
Filing Dt:
|
09/03/2004
|
|
Title:
|
METHOD AND SYSTEM FOR ASYNCHRONOUSLY TRANSFERRING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10937225
|
Filing Dt:
|
09/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
WIDE WINDOW DECODER CIRCUIT FOR DUAL PHASE PULSE MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10937469
|
Filing Dt:
|
09/10/2004
|
|
Title:
|
SYSTEM AND METHOD FOR OPPORTUNISTIC REQUEST-GRANT SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10937817
|
Filing Dt:
|
09/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
PROGRAMMABLE LOGIC AUTO WRITE-BACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
10938073
|
Filing Dt:
|
09/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT SYSTEM FOR SUPPRESSING NOISE IN A SIGNAL PROCESSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10940050
|
Filing Dt:
|
09/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
METHOD FOR AUTOMATIC DETECTION OF THE DATA RATE IN A NETWORK, PARTICULARLY A CAN BUS TYPE NETWORK, AND FOR CONFIGURATION TO THE DETECTED DATA RATE, CORRESPONDING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10940128
|
Filing Dt:
|
09/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
METHOD OF INCREASING RELIABILITY OF PACKAGED SEMICONDUCTOR INTEGRATED CIRCUIT DICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10944584
|
Filing Dt:
|
09/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
METHOD OF PROGRAMMING A NON-VOLATILE MEMORY CELL TO ELIMINATE OR TO MINIMIZE PROGRAM DECELERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10945719
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
SEMICONDUCTOR OVER-VOLTAGE PROTECTION STRUCTURE FOR INTEGRATED CIRCUIT AND FOR DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10945720
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR COMPONENT WITH ACTIVE REGIONS SEPARATED BY ISOLATION TRENCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10946432
|
Filing Dt:
|
09/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
INCREMENT/DECREMENT, CHIP SELECT AND SELECTABLE WRITE TO NON-VOLATILE MEMORY USING A TWO SIGNAL CONTROL PROTOCOL FOR AN INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10946506
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR COMPONENTS THROUGH IMPLANTATION AND DIFFUSION IN A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10946547
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
DMOS-TRANSISTOR WITH LATERAL DOPANT GRADIENT IN DRIFT REGION AND METHOD OF PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10946727
|
Filing Dt:
|
09/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
NON-VOLATILE NANOCRYSTAL MEMORY TRANSISTORS USING LOW VOLTAGE IMPACT IONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10946728
|
Filing Dt:
|
09/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
LOW VOLTAGE NON-VOLATILE MEMORY CELLS USING TWIN BIT LINE CURRENT SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10954584
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
WRITE PROTECTION USING A TWO SIGNAL CONTROL PROTOCOL FOR AN INTEGRATED CIRCUIT DEVICE HAVING PARAMETER CHANGE CAPABILITY, CHIP SELECT AND SELECTABLE WRITE TO NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10958668
|
Filing Dt:
|
10/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
CURRENT SHARING SCHEME FOR MULTIPLE CCF LAMP OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10961980
|
Filing Dt:
|
10/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
DUAL PHASE PULSE MODULATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10962008
|
Filing Dt:
|
10/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
NROM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10962276
|
Filing Dt:
|
10/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
REDUCED VOLTAGE PRE-CHARGE MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10965653
|
Filing Dt:
|
10/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
DIE ATTACH PADDLE FOR MOUNTING INTEGRATED CIRCUIT DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10966976
|
Filing Dt:
|
10/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
METHOD FOR SIMULTANEOUS FABRICATION OF A NANOCRYSTAL AND NON-NANOCRYSTAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10969433
|
Filing Dt:
|
10/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
METHOD FOR SELECTING ONE OR SEVERAL TRANSPONDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10969513
|
Filing Dt:
|
10/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR FAST ACCESS TO STACK MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10969665
|
Filing Dt:
|
10/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
DEVICE FOR CONVERTING HIGH VOLTAGE ALTERNATING CURRENT (AC) TO LOW VOLTAGE DIRECT CURRENT (DC) AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10969827
|
Filing Dt:
|
10/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
POWER CONVERSION DEVICE WITH EFFICIENT OUTPUT CURRENT SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10971814
|
Filing Dt:
|
10/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT FOR RECOGNIZING AND OUTPUTTING CONTROL SIGNALS, INTEGRATED CIRCUIT INCLUDING THE SAME, AND USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10972990
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10972993
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10975275
|
Filing Dt:
|
10/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR A SEGREGATED INTERFACE FOR PARAMETER CONFIGURATION IN A MULTI-PATH FAILOVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10977161
|
Filing Dt:
|
10/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
LITHOGRAPHY-INDEPENDENT FABRICATION OF SMALL OPENINGS FOR FORMING VERTICAL MOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10978395
|
Filing Dt:
|
11/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
DUAL-BAND BANDPASS FILTER WITH STEPPED-IMPEDANCE RESONATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10978499
|
Filing Dt:
|
11/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
MICROELECTRONIC CIRCUIT FOR ACTIVATION OR DEACTIVATION OF AT LEAST ONE INPUT/OUTPUT, CORRESPONDING SMART CARD READER AND DEACTIVATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10979411
|
Filing Dt:
|
11/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
PHASE CHANGE MEMORY DEVICE EMPLOYING THERMALLY INSULATING VOIDS AND SLOPED TRENCH, AND A METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10980212
|
Filing Dt:
|
11/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT FOR MONITORING A VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10983314
|
Filing Dt:
|
11/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
METHOD OF TRIMMING SEMICONDUCTOR ELEMENTS WITH ELECTRICAL RESISTANCE FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10985673
|
Filing Dt:
|
11/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
MULTI-LEVEL MEMORY CELL ARRAY WITH LATERAL FLOATING SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10986254
|
Filing Dt:
|
11/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
DIGITAL SYSTEM HAVING SELECTABLE CLOCK SPEED BASED UPON AVAILABLE SUPPLY VOLTAGE AND PLL CONFIGURATION REGISTER SETTINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10986255
|
Filing Dt:
|
11/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
DIGITAL PROCESSOR WITH PULSE WIDTH MODULATION MODULE HAVING DYNAMICALLY ADJUSTABLE PHASE OFFSET CAPABILITY, HIGH SPEED OPERATION AND SIMULTANEOUS UPDATE OF MULTIPLE PULSE WIDTH MODULATION DUTY CYCLE REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10986528
|
Filing Dt:
|
11/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
COMPLEX DOMAIN FLOATING POINT VLIW DSP WITH DATA/PROGRAM BUS MULTIPLEXER AND MICROPROCESSOR INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10988316
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR PRODUCING A CONTROL VOLTAGE FOR A VCO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10990203
|
Filing Dt:
|
11/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
SELF-ADAPTIVE PROGRAM DELAY CIRCUITRY FOR PROGRAMMABLE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10990622
|
Filing Dt:
|
11/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
ELECTRIC CIRCUIT FOR DECODING A TWO-PHASE ASYNCHRONOUS DATA SIGNAL AND CORRESPONDING DECODING METHOD, DEVICE FOR CONTROLLING EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10990786
|
Filing Dt:
|
11/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
HIGH VOLTAGE GENERATION AND REGULATION SYSTEM FOR DIGITAL MULTILEVEL NONVOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10991301
|
Filing Dt:
|
11/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
RING OSCILLATOR FOR DIGITAL MULTILEVEL NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10991702
|
Filing Dt:
|
11/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
|
Title:
|
TEST CIRCUIT AND METHOD FOR MULTILEVEL CELL FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
10993690
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
PROCESS AND ELECTRONIC DECODING CIRCUIT FOR A DIPHASE ASYNCHRONOUS FRAME WHOSE LENGTH IS NOT KNOWN IN ADVANCE, CORRESPONDING APPLICATION, COMPUTER PROGRAMME AND STORAGE MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10995696
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
INTERFACE FOR COMPRESSED DATA TRANSFER BETWEEN HOST SYSTEM AND PARALLEL DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10997382
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED BIT-LINE AND RAISED SOURCE LINE, AND A MEMORY ARRAY MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
10998090
|
Filing Dt:
|
11/24/2004
|
|
Title:
|
BUILT IN SELF TEST (BIST) FOR HIGH-SPEED SERIAL TRANSCEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11000013
|
Filing Dt:
|
12/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
GALOIS FIELD COMPUTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11000777
|
Filing Dt:
|
12/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
MICROCONTROLLER HAVING A DIGITAL TO FREQUENCY CONVERTER AND/OR A PULSE FREQUENCY MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11002852
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR INCREASING THE FUNCTIONAL RANGE OF A TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11005465
|
Filing Dt:
|
12/06/2004
|
|
Title:
|
SYSTEMS AND METHODS FOR A BUILT IN TEST CIRCUIT FOR ASYNCHRONOUS TESTING OF HIGH-SPEED TRANSCEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11016798
|
Filing Dt:
|
12/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
REGISTER POINTER TRAP TO PREVENT ERRORS DUE TO AN INVALID POINTER VALUE IN A REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
11022098
|
Filing Dt:
|
12/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
SELF-LIMITING PULSE WIDTH MODULATION REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11024800
|
Filing Dt:
|
12/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
COMMUNICATION NETWORK SWITCHING SYSTEM AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11028852
|
Filing Dt:
|
01/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
READ-ACCESSIBLE COLUMN LATCH FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11028934
|
Filing Dt:
|
01/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
VOLTAGE TOLERANT STRUCTURE FOR I/O CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11029297
|
Filing Dt:
|
01/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
|
Title:
|
ADAPTIVE EQUALIZATION WITH GROUP DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11030035
|
Filing Dt:
|
01/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
SUBMICRON CONTACT FILL USING A CVD TIN BARRIER AND HIGH TEMPERATURE PVD ALUMINUM ALLOY DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11036471
|
Filing Dt:
|
01/13/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DRIVING MULTIPLE PERIPHERALS WITH DIFFERENT CLOCK FREQUENCIES IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11038654
|
Filing Dt:
|
01/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
MICROCONTROLLER WITH SYNCHRONISED ANALOG TO DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11039175
|
Filing Dt:
|
01/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
PROCESS FOR AUTOMATICALLY DETECTING THE THROUGHPUT OF A NETWORK, PARTICULARLY OF THE CAN BUS TYPE AND FOR CONFIGURING WITH THE DETECTED THROUGHPUT BY TRANSITION ANALYSIS, AND CORRESPONDING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11040354
|
Filing Dt:
|
01/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
MULTI-CHANNEL AMPLIFIER HAVING PROGRAMMABLE OPERATIONAL CHARACTERISTICS CONTROLLED WITH A SERIAL INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11043277
|
Filing Dt:
|
01/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
SIMULTANEOUS PIPELINED READ WITH MULTIPLE LEVEL CACHE FOR IMPROVED SYSTEM PERFORMANCE USING FLASH TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11043648
|
Filing Dt:
|
01/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
|
Title:
|
CURRENT SENSING ANALOG TO DIGITAL CONVERTER AND METHOD OF USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11043669
|
Filing Dt:
|
01/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
|
Title:
|
SAMPLING AND LEVEL SHIFTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11043980
|
Filing Dt:
|
01/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
METHOD FOR FREQUENCY CONVERSION AND RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11045322
|
Filing Dt:
|
01/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT ARRANGEMENT FOR WIRELESS DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11045382
|
Filing Dt:
|
01/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
PROCESS FOR MANUFACTURING VERTICALLY INSULATED STRUCTURAL COMPONENTS ON SOI MATERIAL OF VARIOUS THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11045387
|
Filing Dt:
|
01/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
MOS TRANSISTOR AND METHOD FOR PRODUCING A MOS TRANSISTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
11048963
|
Filing Dt:
|
01/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
METHOD OF PRODUCING ACTIVE SEMICONDUCTOR LAYERS OF DIFFERENT THICKNESSES IN AN SOI WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11049334
|
Filing Dt:
|
02/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
NONVOLATILE LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11051015
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
METHOD FOR RF CARD DETECTION IN A CONTACTLESS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11051947
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
PROGRAMMABLE CLOCK GENERATOR APPARATUS, SYSTEMS, AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11053818
|
Filing Dt:
|
02/08/2005
|
|
Title:
|
METHOD AND APPARATUS FOR BALANCED DISK ACCESS LOAD DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11054659
|
Filing Dt:
|
02/08/2005
|
|
Title:
|
METHOD AND APPARATUS FOR ACCESSING A STRIPED CONFIGURATION OF DISKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11054785
|
Filing Dt:
|
02/09/2005
|
|
Title:
|
SYSTEM AND METHOD FOR AUTHENTICATION OF EMBEDDED RAID ON A HOST RAID CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11055504
|
Filing Dt:
|
02/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
FABRICATION OF AN EEPROM CELL WITH EMITTER-POLYSILICON SOURCE/DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11055961
|
Filing Dt:
|
02/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
METHOD AND CIRCUIT ARRANGEMENT FOR SYNCHRONIZING A FUNCTION UNIT WITH A PREDETERMINED CLOCK FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11056781
|
Filing Dt:
|
02/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
CAPACITIVE SENSOR
|
|
