|
Total properties:
24
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08486690
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER WITH LOCAL FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08558636
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
PIPELINED DIGITAL SIGNAL PROCESSOR AND SIGNAL PROCESSING SYSTEM EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08580272
|
Filing Dt:
|
12/27/1995
|
|
Title:
|
MERGED MULTI-STAGE COMB FILTER WITH REDUCED OPERATIONAL REQUIREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08582644
|
Filing Dt:
|
01/04/1996
|
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER EMPLOYING DC OFFSET CANCELLATION AFTER MODULATION AND BEFORE DIGITAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08630390
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
AN APPARATUS AND METHOD FOR SWITCHING CAPACITORS WITHIN A SWITCHED CAPACITOR CIRCUIT AT TIMES SELECTED TO AVOID DATA DEPENDENT LOADING UPON REFERENCE VOLTAGE SUPPLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08630436
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
COMBINATION SHARED CAPACITOR INTEGRATOR AND DIGITAL-TO-ANALOG CONVERTER CIRCUIT WITH DATA DEPENDENCY CANCELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08951650
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
A PHASE-LOCKED LOOP WHICH CAN AUTOMATICALLY ADJUST TO AND LOCK UPON A VARIABLE INPUT FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08951796
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
PHASE-LOCKED LOOP WITH PROTECTED OUTPUT DURING INSTANCES WHEN THE PHASE-LOCKED LOOP IS UNLOCKED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09025157
|
Filing Dt:
|
02/18/1998
|
|
Title:
|
APPARATUS AND METHOD FOR CLOCKING DIGITAL AND ANALOG CIRCUITS ON A COMMON SUBSTRATE TO ENHANCE DIGITAL OPERATION AND REDUCE ANALOG SAMPLING ERROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09253469
|
Filing Dt:
|
02/19/1999
|
|
Title:
|
COMMUNICATION SYSTEM EMPLOYING A NETWORK OF POWER MANAGED TRANSCEIVERS THAT CAN GENERATE A CLOCKING SIGNAL OR ENABLE DATA BYPASS OF A DIGITAL SYSTEM ASSOCIATED WITH EACH TRANSCEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09710220
|
Filing Dt:
|
11/10/2000
|
|
Title:
|
ENCODER WITHIN A COMMUNICATION SYSTEM THAT AVOIDS ENCODED DC ACCUMULATION AND CAN USE CODING VIOLATIONS TO SYNCHRONIZE A DECODER AND DETECT TRANSMISSION ERRORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10157097
|
Filing Dt:
|
05/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHODOLOGY FOR ADDRESSING AND SENDING DATA OF DISSIMILAR TYPE AND SIZE ACROSS CHANNELS FORMED WITHIN A LOCALLY SYNCHRONIZED BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10157673
|
Filing Dt:
|
05/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHODOLOGY FOR SENDING A DESIGNATOR FOR AT LEAST ONE OF A SET OF TIME-DIVISION MULTIPLEXED CHANNELS FORWARDED ACROSS A LOCALLY SYNCHRONIZED BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10180696
|
Filing Dt:
|
06/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHOD FOR SENDING ISOCHRONOUS STREAMING DATA WITHIN A FRAME SEGMENT USING A SIGNALING BYTE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10180729
|
Filing Dt:
|
06/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHOD FOR SENDING ASYNCHRONOUS DATA AND/OR ISOCHRONOUS STREAMING DATA ACROSS A SYNCHRONOUS NETWORK WITHIN A FRAME SEGMENT USING A CODING VIOLATION TO SIGNIFY AT LEAST THE BEGINNING OF A DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10218349
|
Filing Dt:
|
08/14/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHOD FOR SAMPLE RATE CONVERTING DATA ONTO OR FROM A NETWORK USING A HIGH SPEED FREQUENCY COMPARISON TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10218351
|
Filing Dt:
|
08/14/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHOD FOR SENDING AND RECEIVING DATA AT A HIGHER OR LOWER SAMPLE RATE THAN A NETWORK FRAME RATE USING A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10218361
|
Filing Dt:
|
08/14/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND METHOD FOR GENERATING SLAVE CLOCKS AND SAMPLE CLOCKS AT THE SOURCE AND DESTINATION PORTS OF A SYNCHRONOUS NETWORK USING THE NETWORK FRAME RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
10253681
|
Filing Dt:
|
09/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING DATA AMONG TRANSCEIVERS SUBSTANTIALLY VOID OF DATA DEPENDENT JITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10651884
|
Filing Dt:
|
08/29/2003
|
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING OPTICAL RECEPTACLES AND LIGHT TRANSMISSIVE/ OPAQUE PORTIONS AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
10655265
|
Filing Dt:
|
09/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
CIRCUIT, SYSTEM, AND METHOD FOR PREVENTING A COMMUNICATION SYSTEM ABSENT A DEDICATED CLOCKING MASTER FROM PRODUCING A CLOCKING FREQUENCY OUTSIDE AN ACCEPTABLE RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10859470
|
Filing Dt:
|
06/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING NON-COMPLIANT PACKETIZED AND STREAMING DATA INTO AND FROM A MULTIMEDIA DEVICE COUPLED TO A NETWORK ACROSS WHICH COMPLIANT DATA IS SENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
10966254
|
Filing Dt:
|
10/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
SELECTIVE SCRAMBLER FOR USE IN A COMMUNICATION SYSTEM AND METHOD TO MINIMIZE BIT ERROR AT THE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
|
|
Title:
|
|
|
